


- Members of Texas Instruments Widebus™ Family
- Packaged in Shrink Small-Outline 300-mil Packages (SSOP) and 380-mil Fine-Pitch Ceramic Flat Packages Using 25-mil Center-to-Center Pin Spacings
- Inputs are TTL- or CMOS-Voltage Compatible
- 3-State Outputs Drive Bus Lines Directly
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C

16822, 74ACT16822 . . . DL PACKAGE  
16822, 54ACT16822 . . . WD PACKAGE

(TOP VIEW)



description

The 'AC16822 and 'ACT16822 are inverting 20-bit D-type flip-flops composed of two 10-bit sections with separate control signals. For either 10-bit flip-flop section, the inverse of the data present at the corresponding D inputs is stored in the flip-flops on the rising edge of the clock input (1CLK or 2CLK) and appears on the appropriate Q outputs if the output enable 1OE (or 2OE) is low. If 1OE (or 2OE) is high, the outputs are in the high-impedance state. 1OE (or 2OE) does not affect the operation of the flip-flops. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

FUNCTION TABLE, EACH SECTION

INPUTS		FLIP-FLOP DATA	Q OUTPUTS
CLK	OE		
↑	H	Current $\overline{D}$ Data	Z
L	H	Previous $\overline{D}$ Data	Z
↑	L	Current $\overline{D}$ Data	Inverse of Current $\overline{D}$ Data
L	L	Previous $\overline{D}$ Data	Inverse of Previous $\overline{D}$ Data

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1990, Texas Instruments Incorporated

PRODUCT PREVIEW

**54AC16822, 54ACT16822  
74AC16822, 74ACT16822  
20-BIT D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS**

---

The 74AC16822 and 74ACT16822 are packaged in TI's shrink small-outline package (SSOP) with 25-mil center-to-center pin spacings. This package provides twice the I/O pin count and functionality of a standard small-outline package in the same printed-circuit-board area.

The 'AC16822 has CMOS-compatible input thresholds. The 'ACT16822 has TTL-compatible input thresholds.

The 54AC16822 and 54ACT16822 are characterized over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .

The 74AC16822 and 74ACT16822 are characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**logic diagram (positive logic)**

**PRODUCT PREVIEW**

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.