

# **General Description**

The MAX668/MAX669 constant-frequency, pulse-widthmodulating (PWM), current-mode DC-DC controllers are designed for a wide range of DC-DC conversion applications including step-up, SEPIC, flyback, and isolatedoutput configurations. Power levels of 20W or more can be controlled with conversion efficiencies of over 90%. The 1.8V to 28V input voltage range supports a wide range of battery and AC-powered inputs. An advanced BiCMOS design features low operating current (220µA), adjustable operating frequency (100kHz to 500kHz), soft-start, and a SYNC input allowing the MAX668/ MAX669 oscillator to be locked to an external clock.

DC-DC conversion efficiency is optimized with a low 100mV current-sense voltage as well as with Maxim's proprietary Idle Mode™ control scheme. The controller operates in PWM mode at medium and heavy loads for iowest noise and optimum efficiency, then pulses only as needed (with reduced inductor current) to reduce operating current and maximize efficiency under light loads. A logic-level shutdown input is also included, reducing supply current to 3.5µA.

The MAX669, optimized for low input voltages with a guaranteed start-up voltage of 1.8V, requires bootstrapped operation (IC powered from boosted output). It supports output voltages up to 28V. The MAX668 operates with inputs as low as 3V and can be connected in either a bootstrapped or non-bootstrapped (IC powered from input supply or other source) configuration. When not bootstrapped, it has no restriction on output voltage. Both ICs are available in an extremely compact 10-pin µMAX package.

# **Features**

- ♦ 1.8V Minimum Start-Up Voltage (MAX669)
- ♦ Wide Input Voltage Range (1.8V to 28V)
- ♦ Tiny 10-Pin μMAX Package
- **♦** Current-Mode PWM and Idle Mode™ Operation
- ♦ Efficiency over 90%
- ♦ Adjustable 100kHz to 500kHz Oscillator or **SYNC Input**
- ♦ 220µA Quiescent Current
- **♦ Logic-Level Shutdown**
- **♦** Soft-Start

# **Applications**

Cellular Telephones Telecom Hardware LANs and Network Systems POS Systems

# **Ordering Information**


PART	TEMP. RANGE	PIN-PACKAGE
MAX668EUB	-40°C to +85°C	10 μMAX
MAX669EUB	-40°C to +85°C	10 μMAX

Idle Mode is a trademark of Maxim Integrated Products.

# **Typical Operating Circuit**

# $V_{IN} = 1.8V \text{ to } 28V$ $V_{OUT} = 28V$ Vcc SYNC/ EXT SHDN FREQ CS+ MIXIM MAX669 LD0 PGND FB RFF GND

# **Pin Configuration**



MIXIM

Maxim Integrated Products 1

# **ABSOLUTE MAXIMUM RATINGS**

V <sub>CC</sub> to GND	0.3V to +30V
PGND to GND	±0.3V
SYNC/SHDN to GND	0.3V to +30V
EXT, REF to GND	0.3V to $(V_{LDO} + 0.3V)$
LDO, FREQ, FB, CS+ to GND	0.3V to +6V
LDO Output Current	1mA to +20mA
REF Output Current	1mA to +1mA
LDO Short Circuit to GND	Momentary
REF Short Circuit to GND	Continuous

70°C)444mW
40°C to +85°C
+150°C
65°C to +150°C
+300°C

# **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = LDO = +5V, R_{OSC} = 200k\Omega, T_A = 0^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25^{\circ}C.)$ 

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
PWM CONTROLLER	1					1
Input Voltage Denge V	MAX668	MAX668			28	\/
Input Voltage Range, V <sub>CC</sub>	MAX669		1.8		28	V
Input Voltage Range with VCC Tied to LDO			2.7		5.5	V
FB Threshold			1.225	1.250	1.275	V
FB Threshold Load Regulation		3% per mV on CS+; 0 to 100mV for 0 to full		0.013		%/mV
FB Threshold Line Regulation	Typically 0.012% per % duty factor on EXT; EXT duty factor for a step-up is: 100% (1 – V <sub>IN</sub> /V <sub>OUT</sub> )			0.012		%/%
FB Input Current	V <sub>FB</sub> = 1.30V			1	20	nA
Current Limit Threshold			85	100	115	mV
Idle Mode Current-Sense Threshold			5	15	25	mV
CS+ Input Current	CS+ forced to GND			0.2	1	μΑ
V <sub>CC</sub> Supply Current (Note 1)	V <sub>FB</sub> = 1.30V, V <sub>CC</sub> = 3V to 28V			220	350	μΑ
Shutdown Supply Current (V <sub>CC</sub> )	SYNC/SHDN :	= GND, V <sub>CC</sub> = 28V		3.5	6	μΑ
REFERENCE AND LDO REGULATORS			•			•
LDO Output Voltage	LDO load = ∞ to 400Ω	5V ≤ V <sub>CC</sub> ≤ 28V (includes LDO dropout)	4.50	5.00	5.50	V
LDO Output voltage		3V ≤ V <sub>CC</sub> ≤ 28V (includes LDO dropout)	2.65		5.50	V
Undervoltage Lockout Threshold	Sensed at LDO, falling edge, hysteresis = 1%, MAX668 only		2.40	2.50	2.60	V
REF Output Voltage	No load, C <sub>REF</sub> = 0.22µF		1.225	1.250	1.275	V
REF Load Regulation	REF load = 0 to 50µA			-2	-10	mV
REF Undervoltage Lockout Threshold	Rising edge, 1% hysteresis		1.0	1.1	1.2	V
OSCILLATOR			•			
	Rosc = 200ks	2 ±1%	225	250	275	
Oscillator Frequency	Rosc = 100kg	425	500	575	kHz	
	Rosc = 500ks	85	100	115	1	

# **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = LDO = +5V, R_{OSC} = 200k\Omega, T_A = 0^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25^{\circ}C.$ )

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
	$R_{OSC} = 200k\Omega \pm 1\%$	87	90	93		
Maximum Duty Cycle	$Rosc = 100k\Omega \pm 1\%$	86	90	94	%	
	$R_{OSC} = 500k\Omega \pm 1\%$	86	90	94		
Minimum EXT Pulse Width			290		ns	
Minimum SYNC Input-Pulse Duty Cycle			20	45	%	
Minimum SYNC Input Low Pulse Width			50	200	ns	
SYNC Input Rise/Fall Time	Not tested			200	ns	
SYNC Input Frequency Range		100		500	kHz	
SYNC/SHDN Falling Edge to Shutdown Delay			70		μs	
CVNC/CLIDN Input High Voltage	3.0V < V <sub>CC</sub> < 28V	2.0			V	
SYNC/SHDN Input High Voltage	1.8V < V <sub>CC</sub> < 3.0V (MAX669)	1.5				
CVNC/CLIDN Input Low Voltage	3.0V < V <sub>CC</sub> < 28V			0.45	V	
SYNC/SHDN Input Low Voltage	1.8V < V <sub>CC</sub> < 3.0V (MAX669)			0.30		
CVAIC CLIDAL languat Course and	SYNC/SHDN = 5V		0.5	3.0		
SYNC/SHDN Input Current	SYNC/SHDN = 28V		1.5	6.5	μΑ	
EXT Sink/Source Current	EXT forced to 2V		1		А	
EXT On-Resistance	EXT high or low		2	5	Ω	

# **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = LDO = +5V, R_{OSC} = 200k\Omega, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.})$  (Note 2)

PARAMETER		CONDITIONS	MIN	MAX	UNITS		
PWM CONTROLLER							
Input Voltage Range, VCC	MAX668		3	28	V		
input voitage hange, vCC	MAX669		1.8	28			
Input Voltage Range with V <sub>CC</sub> Tied to LDO			2.7	5.5	V		
FB Threshold			1.22	1.28	V		
FB Input Current	V <sub>FB</sub> = 1.30V			20	nA		
Current-Limit Threshold					85	115	mV
Idle Mode Current-Sense Threshold			3	27	mV		
CS+ Input Current	CS+ forced to GND			1	μΑ		
V <sub>CC</sub> Supply Current (Note 1)	V <sub>FB</sub> = 1.30V, V <sub>CC</sub> = 3V to 28V			350	μΑ		
Shutdown Supply Current (VCC)	SYNC/SHDN = GND, V <sub>CC</sub> = 28V			6	μΑ		
REFERENCE AND LDO REGULATORS							
LDO Output Voltage	LDO load =	5V ≤ V <sub>CC</sub> ≤ 28V (includes LDO dropout)	4.50	5.50	V		
EDO Output Voltage	∞ to 400Ω	3V ≤ V <sub>CC</sub> ≤ 28V (includes LDO dropout)	2.65	5.50			
LDO Undervoltage Lockout Threshold	Sensed at LDO, falling edge, hysteresis = 1%, MAX669 only		2.40	2.60	V		

# **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = LDO = +5V, R_{OSC} = 200k\Omega, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.})$ 


PARAMETER	CONDITIONS	MIN	MAX	UNITS	
REF Output Voltage	No load, C <sub>REF</sub> = 0.22µF	1.22	1.28	V	
REF Load Regulation	REF load = 0 to 50µA		-10	mV	
REF Undervoltage Lockout Threshold	Rising edge, 1% hysteresis	1.0	1.2	V	
OSCILLATOR	•			•	
	$Rosc = 200k\Omega \pm 1\%$	222	278		
Oscillator Frequency	$R_{OSC} = 100 k\Omega \pm 1\%$	425	575	kHz	
	$R_{OSC} = 500k\Omega \pm 1\%$	85	115		
	$Rosc = 200k\Omega \pm 1\%$	87	93		
Maximum Duty Cycle	$Rosc = 100k\Omega \pm 1\%$	86	94	%	
	$R_{OSC} = 500k\Omega \pm 1\%$	86	94		
Minimum SYNC Input-Pulse Duty Cycle			45	%	
Minimum SYNC Input Low Pulse Width			200	ns	
SYNC Input Rise/Fall Time	Not tested		200	ns	
SYNC Input Frequency Range		100	500	kHz	
CVNIC/CLIDNI Input Lligh Voltage	3.0V < V <sub>CC</sub> < 28V	2.0		V	
SYNC/SHDN Input High Voltage	1.8V < V <sub>CC</sub> < 3.0V (MAX669)	1.5		7 v	
CVNC/CLIDN Input Low Voltage	3.0V < V <sub>CC</sub> < 28V		0.45	V	
SYNC/SHDN Input Low Voltage	1.8V < V <sub>CC</sub> < 3.0V (MAX669)		0.30	7 v	
CVNIC/CLIDNI Input Current	SYNC/SHDN = 5V	3.0		μА	
SYNC/SHDN Input Current	SYNC/SHDN = 28V		6.5		
EXT On-Resistance	EXT high or low		5	Ω	

Note 1: This is the  $V_{CC}$  current consumed when active but not switching. Does not include gate-drive current.

**Note 2:** Limits at  $T_A = -40^{\circ}C$  are guaranteed by design.


# Typical Operating Characteristics


(Circuits of Figures 2, 3, 4, and 5; TA = +25°C; unless otherwise noted.)





# Typical Operating Characteristics (continued)

(Circuits of Figures 2, 3, 4, and 5; T<sub>A</sub> = +25°C; unless otherwise noted.)










# Typical Operating Characteristics (continued)

(Circuits of Figures 2, 3, 4, and 5; T<sub>A</sub> = +25°C; unless otherwise noted.)




MAX668,  $V_{IN}$  = 5V,  $V_{OUT}$  = 12V, LOAD = 1.0A,  $R_{OSC}$  = 100k $\Omega$ , LOW VOLTAGE, NON-BOOTSTRAPPED

# SHUTDOWN VOLTAGE 5V/div OUTPUT VOLTAGE 5V/div 200µs/div


MAX668, V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 12V, LOAD = 1.0A, LOW VOLTAGE, NON-BOOTSTRAPPED

#### **HEAVY-LOAD SWITCHING WAVEFORM**




 $\begin{array}{l} \text{MAX668, V}_{\text{IN}} = 5\text{V, V}_{\text{OUT}} = 12\text{V, I}_{\text{LOAD}} = 1.0\text{A,} \\ \text{LOW VOLTAGE, NON-BOOTSTRAPPED} \end{array}$ 

#### **LIGHT-LOAD SWITCHING WAVEFORM**




 $\begin{array}{l} \text{MAX668, V}_{\text{IN}} = 5\text{V, V}_{\text{OUT}} = 12\text{V, I}_{\text{LOAD}} = 0.1\text{A,} \\ \text{LOW VOLTAGE, NON-BOOTSTRAPPED} \end{array}$ 

## LOAD-TRANSIENT RESPONSE



MAX668,  $V_{\text{IN}}$  = 5V,  $V_{\text{OUT}}$  = 12V,  $I_{\text{LOAD}}$  = 0.1A TO 1.0A, LOW VOLTAGE, NON-BOOTSTRAPPED

# LINE-TRANSIENT RESPONSE



$$\begin{split} \text{MAX668, V}_{\text{IN}} = 5\text{V TO 8V, V}_{\text{OUT}} = 12\text{V, LOAD} = 1.0\text{A,} \\ \text{HIGH VOLTAGE, NON-BOOTSTRAPPED} \end{split}$$

# **Pin Description**

PIN	NAME	FUNCTION					
1	LDO	5V On-Chip Regulator Output. This regulator powers all internal circuitry including the EXT gate driver. Bypass LDO to GND with a $1\mu F$ or greater ceramic capacitor.					
2	FREQ	Oscillator Frequency Set Input. A resistor from FREQ to GND sets the oscillator from 100kHz ( $R_{OSC} = 500k\Omega$ ) to $500kHz$ ( $R_{OSC} = 100k\Omega$ ). $f_{OSC} = 5 \times 10^{10} / R_{OSC}$ . $R_{OSC}$ is still required if an external clock is used at SYNC/SHDN. (See SYNC/SHDN and FREQ Inputs section.)					
3	GND	Analog Ground					
4	REF	1.25V Reference Output. REF can source 50µA. Bypass to GND with a 0.22µF ceramic capacitor.					
5	FB	Feedback Input. The FB threshold is 1.25V.					
6	CS+	Positive Current-Sense Input. Connect a current-sense resistor, R <sub>CS</sub> , between CS+ and PGND.					
7	PGND	Power Ground for EXT Gate Driver and Negative Current-Sense Input					
8	EXT	External MOSFET Gate-Driver Output. EXT swings from LDO to PGND.					
9	V <sub>C</sub> C	Input Supply to On-Chip LDO Regulator. V <sub>CC</sub> accepts inputs up to 28V. Bypass to GND with a 0.1µF ceramic capacitor.					
10	SYNC/ SHDN	Shutdown control and Synchronization Input. There are three operating modes:  • SYNC/SHDN low: DC-DC off.  • SYNC/SHDN high: DC-DC on with oscillator frequency set at FREQ by ROSC.  • SYNC/SHDN clocked: DC-DC on with operating frequency set by SYNC clock input. DC-DC conversion cycles initiate on rising edge of input clock.					

# **Detailed Description**

The MAX668/MAX669 current-mode PWM controllers operate in a wide range of DC-DC conversion applications, including boost, SEPIC, flyback, and isolated output configurations. Optimum conversion efficiency is maintained over a wide range of loads by employing both PWM operation and Maxim's proprietary Idle Mode control to minimize operating current at light loads. Other features include shutdown, adjustable internal operating frequency or synchronization to an external clock, soft start, adjustable current limit, and a wide (1.8V to 28V) input range.

#### MAX668 vs. MAX669 Differences

Differences between the MAX668 and MAX669 relate to their use in bootstrapped or non-bootstrapped circuits (Table 1). The MAX668 operates with inputs as low as 3V and can be connected in *either* a bootstrapped or non-bootstrapped (IC powered from input supply or other source) configuration. When not bootstrapped, the MAX668 has no restriction on output voltage. When bootstrapped, the output cannot exceed 28V.

The MAX669 is optimized for low input voltages (down to 1.8V) and *requires* bootstrapped operation (IC powered from Vout) with output voltages no greater than

28V. Bootstrapping is required because the MAX669 does not have undervoltage lockout, but instead drives EXT with an open-loop, 50% duty-cycle start-up oscillator when LDO is below 2.5V. It switches to closed-loop operation only when LDO exceeds 2.5V. If a non-bootstrapped connection is used with the MAX669 and if VCC (the input voltage) remains below 2.7V, the output voltage will soar above the regulation point. Table 2 recommends the appropriate device for each biasing option.

# Table 1. MAX668/MAX669 Comparison

FEATURE	MAX668	MAX669
V <sub>CC</sub> Input Range	3V to 28V	1.8V to 28V
Operation	Bootstrapped or nonboot- strapped. V <sub>CC</sub> can be con- nected to input, output, or other voltage source such as a logic supply.	Must be boot- strapped (V <sub>CC</sub> must be connect- ed to boosted out- put voltage, V <sub>OUT</sub> ).
Under- voltage Lockout	IC stops switching for LDO below 2.5V.	No
Soft-Start	Yes	When LDO is above 2.5V

#### **PWM Controller**

The heart of the MAX668/MAX669 current-mode PWM controller is a BiCMOS multi-input comparator that simultaneously processes the output-error signal, the current-sense signal, and a slope-compensation ramp (Figure 1). The main PWM comparator is direct summing, lacking a traditional error amplifier and its associated phase shift. The direct summing configuration approaches ideal cycle-by-cycle control over the output voltage since there is no conventional error amp in the feedback path.

In PWM mode, the controller uses fixed-frequency, current-mode operation where the duty ratio is set by the input/output voltage ratio (duty ratio = (Vout - Vin) / Vin in the boost configuration). The current-mode feedback loop regulates peak inductor current as a function of the output error signal.

At light loads the controller enters Idle Mode. During Idle Mode, switching pulses are provided only as needed to service the load, and operating current is minimized to provide best light-load efficiency. The minimum-current comparator threshold is 15mV, or 15% of the full-load value (IMAX) of 100mV. When the controller is synchronized to an external clock, Idle Mode occurs only at very light loads.

# **Bootstrapped/Non-Bootstrapped Operation**Low-Dropout Regulator (LDO)

Several IC biasing options, including bootstrapped and non-bootstrapped operation, are made possible by an on-chip, low-dropout 5V regulator. The regulator input is at V<sub>CC</sub>, while its output is at LDO. All MAX668/MAX669 functions, including EXT, are internally powered from LDO. The V<sub>CC</sub>-to-LDO dropout voltage is typically 200mV (300mV max at 12mA), so that when V<sub>CC</sub> is less than 5.2V, LDO is typically V<sub>CC</sub> - 200mV. When LDO is in dropout, the MAX668/MAX669 still operate with V<sub>CC</sub> as low as 3V (as long as LDO exceeds 2.7V), but with reduced amplitude FET drive at EXT. The maximum V<sub>CC</sub> input voltage is 28V.

LDO can supply up to 12mA to power the IC, supply gate charge through EXT to the external FET, and supply small external loads. When driving particularly large FETs at high switching rates, little or no LDO current may be available for external loads. For example, when switched at 500kHz, a large FET with 20nC gate charge requires 20nC x 500kHz, or 10mA.

VCC and LDO allow a variety of biasing connections to optimize efficiency, circuit quiescent current, and full-load start-up behavior for different input and output voltage ranges. Connections are shown in Figures 2, 3, 4, and 5. The characteristics of each are outlined in Table 1.




Figure 1. MAX668/MAX669 Functional Diagram




Figure 2. MAX669 High-Voltage Bootstrapped Configuration




Figure 3. MAX669 Low-Voltage Bootstrapped Configuration

#### **Bootstrapped Operation**

With bootstrapped operation, the IC is powered from the circuit output (V<sub>OUT</sub>). This improves efficiency when the input voltage is low, since EXT drives the FET with a higher gate voltage than would be available from the low-voltage input. Higher gate voltage reduces the FET on-resistance, increasing efficiency. Other (undesirable) characteristics of bootstrapped operation are increased IC operating power (since it has a higher operating voltage) and reduced ability to start up with high load current at low input voltages. If the input volt-

age range extends below 2.7V, then bootstrapped operation with the MAX669 is the only option.

With VCC connected to VOUT, as in Figure 2, EXT voltage swing is 5V when VCC is 5.2V or more, and VCC - 0.2V when VCC is less than 5.2V. If the output voltage does not exceed 5.5V, the on-chip regulator can be disabled by connecting VCC to LDO (Figure 3). This eliminates the LDO forward drop and supplies maximum gate drive to the external FET.




Figure 4. MAX668 High-Voltage Non-Bootstrapped Configuration




Figure 5. MAX668 Low-Voltage Non-Bootstrapped Configuration

# Non-Bootstrapped Operation

With non-bootstrapped operation, the IC is powered from the input voltage ( $V_{\rm IN}$ ) or another source, such as a logic supply. Non-bootstrapped operation (Figure 4) is recommended (but not required) for input voltages above 5V, since the EXT amplitude (limited to 5V by LDO) at this voltage range is no higher than it would be with bootstrapped operation. Note that non-bootstrapped operation is *required* if the output voltage exceeds 28V, since this level is too high to safely con-

nect to  $V_{CC}$ . Also note that only the MAX668 can be used with non-bootstrapped operation.

If the input voltage does not exceed 5.5V, the on-chip regulator can be disabled by connecting VCC to LDO (Figure 5). This eliminates the regulator forward drop and supplies the maximum gate drive to the external FET for lowest on-resistance. Disabling the regulator also reduces the non-bootstrapped minimum input voltage from 3V to 2.7V.

**Table 2. Bootstrapped and Non-Bootstrapped Configurations** 

CONFIGURATION	FIGURE	USE WITH:	INPUT VOLTAGE RANGE* (V)	OUTPUT VOLTAGE RANGE (V)	COMMENTS
High-Voltage, Bootstrapped	Figure 2	MAX669	1.8 to 28	3V to 28	Connect V <sub>CC</sub> to V <sub>OUT</sub> . Provides maximum external FET gate drive for low-voltage (Input <3V) to high-voltage (output >5.5V) boost circuits. V <sub>OUT</sub> cannot exceed 28V.
Low-Voltage, Bootstrapped	Figure 3	MAX669	1.8 to 5.5	2.7 to 5.5	Connect Vout to Vcc and LDO. Provides maximum possible external FET gate drive for low-voltage designs, but limits Vout to 5.5V or less.
High-Voltage, Non-Bootstrapped	Figure 4	MAX668	3 to 28	V <sub>IN</sub> to ∞	Connect V <sub>IN</sub> to V <sub>CC</sub> . Provides widest input and output range, but external FET gate drive is reduced for V <sub>IN</sub> below 5V.
Low-Voltage, Non-Bootstrapped	Figure 5	MAX668	2.7 to 5.5	V <sub>IN</sub> to ∞	Connect V <sub>IN</sub> to V <sub>CC</sub> and LDO. FET gate-drive amplitude = V <sub>IN</sub> for logic-supply (input 3V to 5.5V) to high-voltage (output >5.5V) boost circuits. IC operating power is less than in Figure 4, since IC current does not pass through the LDO regulator.
Extra IC supply, Non-Bootstrapped	None	MAX668	Not Restricted	V <sub>IN</sub> to ∞	Connect VCC and LDO to a separate supply (VBIAS) that powers only the IC. FET gate-drive amplitude = VBIAS. Input power source (VIN) and output voltage range (VOUT) are not restricted, except that VOUT must exceed VIN.

<sup>\*</sup> For standard step-up DC-DC circuits (as in Figures 2, 3, 4, and 5), regulation cannot be maintained if V<sub>IN</sub> exceeds V<sub>OUT</sub>. SEPIC and transformer-based circuits do not have this limitation.

In addition to the configurations shown in Table 2, the following guidelines may help when selecting a configuration:

- If V<sub>IN</sub> is ever below 2.7V, V<sub>CC</sub> must be bootstrapped to V<sub>OUT</sub> and the MAX669 must be used. If V<sub>OUT</sub> never exceeds 5.5V, LDO may be shorted to V<sub>CC</sub> and V<sub>OUT</sub> to eliminate the dropout voltage of the LDO regulator.
- 2) If V<sub>IN</sub> is greater than 3.0V, V<sub>CC</sub> can be powered from V<sub>IN</sub>, rather than from V<sub>OUT</sub> (non-bootstrapped). This can save quiescent power consumption, especially when V<sub>OUT</sub> is large. If V<sub>IN</sub> never exceeds 5.5V, LDO may be shorted to V<sub>CC</sub> and V<sub>IN</sub> to eliminate the dropout voltage of the LDO regulator.
- 3) If V<sub>IN</sub> is in the 3V to 4.5V range (i.e., 1-cell Li-lon or 3-cell NiMH battery range), bootstrapping V<sub>CC</sub> from V<sub>OUT</sub>, although not required, may increase overall efficiency by increasing gate drive (and reducing FET resistance) at the expense of quiescent power consumption.
- 4) If V<sub>IN</sub> always exceeds 4.5V, V<sub>CC</sub> should be tied to V<sub>IN</sub>, since bootstrapping from V<sub>OUT</sub> does not increase gate drive from EXT but does increase quiescent power dissipation.

# **SYNC/SHDN** and FREQ Inputs

The SYNC/SHDN pin provides both external-clock synchronization (if desired) and shutdown control. When SYNC/SHDN is low, all IC functions are shut down. A logic high at SYNC/SHDN selects operation at a frequency set by ROSC, connected from FREQ to GND. The relationship between fOSC and ROSC is:

$$Rosc = 5 \times 10^{10} / fosc$$

So a 500kHz operating frequency, for example, is set with Rosc = 100k $\Omega$ .

Rising clock edges on SYNC/SHDN are interpreted as synchronization inputs. If the sync signal is lost while SYNC/SHDN is high, the internal oscillator takes over at the end of the last cycle and the frequency is returned to the rate set by Rosc. If sync is lost with SYNC/SHDN low, the IC waits for 70µs before shutting down. This maintains output regulation even with intermittent sync signals. When an external sync signal is used, Idle Mode switchover at the 15mV current-sense threshold is disabled so that Idle Mode only occurs at very light loads. Also, Rosc should be set for a frequency 15% below the SYNC clock rate:

 $Rosc(SYNC) = 5 \times 10^{10} / (0.85 \times fSYNC)$ 

## Soft-Start

The MAX668/MAX669 feature a "digital" soft start which is preset and requires no external capacitor. Upon start-up, the peak inductor increments from 1/5 of the value set by RCs, to the full current-limit value, in five steps over 1024 cycles of fOSC or fSYNC. For example, with an fOSC of 200kHz, the complete soft-start sequence takes 5ms. See the *Typical Operating Characteristics* for a photo of soft-start operation. Soft-start is implemented: 1) when power is first applied to the IC, 2) when exiting shutdown with power already applied, and 3) when exiting undervoltage lockout. The MAX669's soft-start sequence does not start until LDO reaches 2.5V.

# Design Procedure

The MAX668/MAX669 can operate in a number of DC-DC converter configurations including step-up, SEPIC (single-ended primary inductance converter), and flyback. The following design discussions are limited to step-up, although SEPIC and flyback examples are shown in the *Application Circuits* section.

#### **Setting the Operating Frequency**

The MAX668/MAX669 can be set to operate from 100kHz to 500kHz. Choice of operating frequency will depend on number of factors:

- Noise considerations may dictate setting (or synchronizing) fosc above or below a certain frequency or band of frequencies, particularly in RF applications
- 2) Higher frequencies allow the use of smaller value (hence smaller size) inductors and capacitors.
- 3) Higher frequencies consume more operating power both to operate the IC and to charge and discharge the gate of the external FET. This tends to reduce efficiency at light loads; however, the MAX668/ MAX669's Idle Mode feature substantially increases light-load efficiency.
- 4) Higher frequencies may exhibit poorer overall efficiency due to more transition losses in the FET; however, this shortcoming can often be nullified by trading some of the inductor and capacitor size benefits for lower-resistance components.

The oscillator frequency is set by a resistor, ROSC, connected from FREQ to GND. ROSC must be connected whether or not the part is externally synchronized ROSC is in each case:

 $ROSC = 5 \times 10^{10} / fOSC$  when *not* using an external clock.

ROSC(SYNC) =  $5 \times 10^{10} / (0.85 \times fsync)$  when using an external clock, fsync.

#### **Setting the Output Voltage**

The output voltage is set by two external resistors (R2 and R3, Figures 2, 3, 4, and 5). First select a value for R3 in the  $10k\Omega$  to  $1M\Omega$  range. R2 is then given by:

R2 = R3 [(VOUT / VREF) - 1]

where V<sub>REF</sub> is 1.25V.

#### **Determining Inductance Value**

For most MAX668/MAX669 boost designs, the inductor value (L<sub>IDEAL</sub>) can be derived from the following equation, which picks the optimum value for stability based on the MAX668/MAX669's internally set slope compensation:

 $LIDEAL = VOUT / (4 \times IOUT \times fOSC)$ 

The MAX668/MAX669 allow significant latitude in inductor selection if L<sub>IDEAL</sub> is not a convenient value. This may happen if L<sub>IDEAL</sub> is a not a standard inductance (such as 10µH, 22µH, etc.), or if L<sub>IDEAL</sub> is too large to be obtained with suitable resistance and saturation-current rating in the desired size. Inductance values smaller than L<sub>IDEAL</sub> may be used with no adverse stability effects; however, the peak-to-peak inductor current (I<sub>LPP</sub>) will rise as L is reduced. This has the effect of raising the required I<sub>LPK</sub> for a given output power and also requiring larger output capacitance to maintain a

given output ripple. An inductance value larger than LIDEAL may also be used, but output-filter capacitance must be increased by the same proportion that L has to LIDEAL. See the *Capacitor Selection* section for more information on determining output filter values.

Due the MAX668/MAX669's high switching frequencies, inductors with a ferrite core or equivalent are recommended. Powdered iron cores are *not* recommended due to their high losses at frequencies over 50kHz.

# **Determining Peak Inductor Current**

The peak inductor current required for a particular output is:

$$I_{LPEAK} = I_{LDC} + (I_{LPP} / 2)$$

where I<sub>LDC</sub> is the average DC input current and I<sub>LPP</sub> is the inductor peak-to-peak ripple current. The I<sub>LDC</sub> and I<sub>I</sub><sub>PP</sub> terms are determined as follows:

$$I_{LDC} \ = \ \frac{I_{OUT} \ (V_{OUT} \ + \ V_D)}{(V_{IN} \ - \ V_{SW})}$$

where V<sub>D</sub> is the forward voltage drop across the Schottky rectifier diode (D1), and V<sub>SW</sub> is the drop across the external FET, when on.

$$I_{LPP} \ = \ \frac{(V_{IN} \ - \ V_{SW}) \, (V_{OUT} \ + \ V_{D} \ - \ V_{IN})}{L \, x \, f_{OSC} \, \, (V_{OUT} \ + \ V_{D})}$$

where L is the inductor value. The saturation rating of the selected inductor should meet or exceed the calculated value for ILPEAK, although most coil types can be operated up to 20% over their saturation rating without difficulty. In addition to the saturation criteria, the inductor should have as low a series resistance as possible. For continuous inductor current, the power loss in the inductor resistance, PLR, is approximated by:

$$PLR \cong (IOUT \times VOUT / VIN)^2 \times RL$$

where R<sub>L</sub> is the inductor series resistance.

Once the peak inductor current is selected, the currentsense resistor (Rcs) is determined by:

For high peak inductor currents (>1A), Kelvin sensing connections should be used to connect CS+ and PGND to Rcs. PGND and GND should be tied together at the ground side of Rcs.

# **Power MOSFET Selection**

The MAX668/MAX669 drive a wide variety of N-channel power MOSFETs (NFETs). Since LDO limits the EXT output gate drive to no more than 5V, a logic-level NFET is required. Best performance, especially at low input voltages (below 5V), is achieved with low-thresh-

old NFETs that specify on-resistance with a gate-source voltage (VGS) of 2.7V or less. When selecting an NFET, key parameters can include:

- 1) Total gate charge (Q<sub>q</sub>)
- 2) Reverse transfer capacitance or charge (CRSS)
- 3) On-resistance (RDS(ON))
- 4) Maximum drain-to-source voltage (VDS(MAX))
- 5) Minimum threshold voltage (V<sub>TH(MIN)</sub>)

At high switching rates, dynamic characteristics (parameters 1 and 2 above) that predict switching losses may have more impact on efficiency than  $R_{DS(ON)}$ , which predicts DC losses.  $Q_g$  includes all capacitances associated with charging the gate. In addition, this parameter helps predict the current needed to drive the gate at the selected operating frequency. The continuous LDO current for the FET gate is:

$$IGATE = Q_g \times fOSC$$

For example, the MMFT3055L has a typical  $Q_g$  of 7nC (at VGS = 5V); therefore, the IGATE current at 500kHz is 3.5mA. Use the FET manufacturer's typical value for  $Q_g$  in the above equation, since a maximum value (if supplied) is usually too conservative to be of use in estimating IGATE.

# **Diode Selection**

The MAX668/MAX669's high switching frequency demands a high-speed rectifier. Schottky diodes are recommended for most applications because of their fast recovery time and low forward voltage. Ensure that the diode's average current rating is adequate using the diode manufacturer's data, or approximate it with the following formula:

$$I_{DIODE} = I_{OUT} + \frac{I_{LPEAK} - I_{OUT}}{3}$$

Also, the diode reverse breakdown voltage must exceed V<sub>OUT</sub>. For high output voltages (50V or above), Schottky diodes may not be practical because of this voltage requirement. In these cases, use a high-speed silicon rectifier with adequate reverse voltage.

#### **Capacitor Selection**

**Output Filter Capacitor** 

The minimum output filter capacitance that ensures stability is:

$$C_{OUT(MIN)} = \frac{(7.5 \text{V} \times \text{L} / \text{L}_{IDEAL})}{(2\pi R_{CS} \times \text{V}_{IN(MIN)} \times f_{OSC})}$$

where  $V_{IN(MIN)}$  is the minimum expected input voltage. Typically  $C_{OUT(MIN)}$ , though sufficient for stability, will

not be adequate for low output voltage ripple. Since output ripple in boost DC-DC designs is dominated by capacitor equivalent series resistance (ESR), a capacitance value 2 or 3 times larger than COUT(MIN) is typically needed. Low-ESR types must be used. Output ripple due to ESR is:

VRIPPLE(ESR) = ILPEAK X ESRCOUT

#### Input Capacitor

The input capacitor (C<sub>IN</sub>) in boost designs reduces the current peaks drawn from the input supply and reduces noise injection. The value of C<sub>IN</sub> is largely determined by the source impedance of the input supply. High source impedance requires high input capacitance, particularly as the input voltage falls. Since step-up DC-DC converters act as "constant-power" loads to their input supply, input current rises as input voltage falls. Consequently, in low-input-voltage designs, increasing C<sub>IN</sub> and/or lowering its ESR can add as many as five percentage points to conversion efficiency. A good starting point is to use the same capacitance value for C<sub>IN</sub> as for C<sub>OUT</sub>.

## **Bypass Capacitors**

In addition to  $C_{IN}$  and  $C_{OUT}$ , three ceramic bypass capacitors are also required with the MAX668/MAX669. Bypass REF to GND with 0.22 $\mu$ F or more. Bypass LDO to GND with 1 $\mu$ F or more. And bypass V<sub>CC</sub> to GND with 0.1 $\mu$ F or more. All bypass capacitors should be located as close to their respective pins as possible.

# Compensation Capacitor

Output ripple voltage due to C<sub>OUT</sub> ESR affects loop stability by introducing a left half-plane zero. A small capacitor connected from FB to GND forms a pole with the feedback resistance that cancels the ESR zero. The optimum compensation value is:

$$C_{FB} = C_{OUT} \times \frac{ESR_{COUT}}{(R2 \times R3)/(R2 + R3)}$$

where R2 and R3 are the feedback resistors (Figures 2, 3, 4, and 5). If the calculated value for CFB results in a non-standard capacitance value, values from 0.5CFB to 1.5CFB will also provide sufficient compensation.

# Applications Information

## Starting Under Load

In non-bootstrapped configurations (Figures 4 and 5), the MAX668 can start up with any combination of output load and input voltage at which it can operate when already started. In other words, there are no special limitations to start-up in non-bootstrapped circuits.

In bootstrapped configurations with the MAX668 or MAX669, there may be circumstances where full load current can only be applied after the circuit has started and the output is near its set value. As the input voltage drops, this limitation becomes more severe. This characteristic of all bootstrapped designs occurs when the MOSFET gate is not fully driven until the output voltage rises. This is problematic because a heavily loaded output cannot rise until the MOSFET has low on-resistance. In such situations, low-threshold FETs (VTH < VIN(MIN)) are the most effective solution. The *Typical Operating Characteristics* section shows plots of startup voltage versus load current for a typical bootstrapped design.

## **Layout Considerations**

Due to high current levels and fast switching waveforms that radiate noise, proper PC board layout is essential. Protect sensitive analog grounds by using a star ground configuration. Minimize ground noise by connecting GND, PGND, the input bypass-capacitor ground lead, and the output-filter ground lead to a single point (star ground configuration). Also, minimize trace lengths to reduce stray capacitance, trace resistance, and radiated noise. The trace between the external gain-setting resistors and the FB pin must be extremely short, as must the trace between GND and PGND.

## **Application Circuits**

#### Low-Voltage Boost Circuit

Figure 3 shows the MAX669 operating in a low-voltage boost application. The MAX669 is configured in the bootstrapped mode to improve low input voltage performance. The IRF7401 N-channel MOSFET was selected for Q1 in this application because of its very low 0.7V gate threshold voltage (VGS). This circuit provides a 5V output at greater than 2A of output current and operates with input voltages as low as 1.8V. Efficiency is typically in the 85% to 90% range.

## +12V Boost Application

Figure 5 shows the MAX668 operating in a 5V to 12V boost application. This circuit provides output currents of greater than 1A at a typical efficiency of 92%. The MAX668 is operated in non-bootstrapped mode to minimize the input supply current. This achieves maximum light-load efficiency. If input voltages below 5V are used, the IC should be operated in bootstrapped mode to achieve best low-voltage performance.

## 4-Cell to +5V SEPIC Power Supply

Figure 6 shows the MAX668 in a SEPIC (single-ended primary inductance converter) configuration. This configuration is useful when the input voltage can be either

larger or smaller than the output voltage, such as when converting four NiMH, NiCd, or Alkaline cells to a 5V output. The SEPIC configuration is often a good choice for combined step-up/step-down applications.

The N-channel MOSFET (Q1) must be selected to withstand a drain-to-source voltage (Vps) greater than the sum of the input and output voltages. The coupling capacitor (C2) must be a low-ESR type to achieve maximum efficiency. C2 must also be able to handle high ripple currents; ordinary tantalum capacitors should not be used for high-current designs.

The circuit in Figure 6 provides greater than 1A output current at 5V when operating with an input voltage from 3V to 25V. Efficiency will typically be between 70% and 85%, depending upon the input voltage and output current.

#### Isolated +5V to +5V Power Supply

The circuit of Figure 7 provides a 5V isolated output at 400mA from a 5V input power supply. Transformer T1 provides electrical isolation for the forward path of the converter, while the TLV431 shunt regulator and MOC211 opto-isolator provide an isolated feedback error voltage for the converter. The output voltage is set by resistors R2 and R3 such that the mid-point of the divider is 1.24V (threshold of TLV431). Output voltage can be adjusted from 1.24V to 6V by selecting the proper ratio for R2 and R3. For output voltages greater than 6V, substitute the TL431 for the TLV431, and use 2.5V as the voltage at the midpoint of the voltage-divider.




Figure 6. MAX668 in SEPIC Configuration




Figure 7. Isolated +5V to +5V at 400mA Power Supply

Chip Information

TRANSISTOR COUNT: 1861

# Package Information

