


SN54ABT162240, SN74ABT162240 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS237 – JUNE 1992 – REVISED OCTOBER 1992

- Output Ports Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- Members of the Texas Instruments *Widebus*™ Family
- State-of-the-Art *EPIC-II B*™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline Packages and 380-mil Fine-Pitch Ceramic Flat Packages Using 25-mil Center-to-Center Spacings

SN54ABT162240 . . . WD PACKAGE
SN74ABT162240 . . . DL PACKAGE
(TOP VIEW)



description

The 'ABT162240 is a 16-bit buffer and line driver designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. This device provides inverting outputs and symmetrical \overline{OE} (active-low output-enable) inputs.

The outputs, which are designed to source or sink up to 12 mA, include 25-Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT162240 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT162240 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ABT162240 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each 4-bit buffer)

| INPUTS | | OUTPUT |
|-----------------|---|--------|
| \overline{OE} | A | Y |
| L | H | L |
| L | L | H |
| H | X | Z |

Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1992, Texas Instruments Incorporated

PRODUCT PREVIEW


SN54ABT162240, SN74ABT162240

16-BIT BUFFERS/DRIVERS


WITH 3-STATE OUTPUTS

SCBS237 – JUNE 1992 – REVISED OCTOBER 1992

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

SN54ABT162240, SN74ABT162240
16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS237 – JUNE 1992 – REVISED OCTOBER 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| | |
|---|-----------------|
| Supply voltage range, V_{CC} | –0.5 V to 7 V |
| Input voltage range, V_I (see Note 1) | –0.5 V to 7 V |
| Voltage range applied to any output in the high state or power-off state, V_O | –0.5 V to 5.5 V |
| Current into any output in the low state, I_O | 30 mA |
| Input clamp current, I_{IK} ($V_I < 0$) | –18 mA |
| Output clamp current, I_{OK} ($V_O < 0$) | –50 mA |
| Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) | 0.85 W |
| Storage temperature range | –65°C to 150°C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 2)

| | | SN54ABT162240 | | SN74ABT162240 | | UNIT |
|---------------------|------------------------------------|-----------------|----------|---------------|----------|------|
| | | MIN | MAX | MIN | MAX | |
| V_{CC} | Supply voltage | 4.5 | 5.5 | 4.5 | 5.5 | V |
| V_{IH} | High-level input voltage | 2 | | 2 | | V |
| V_{IL} | Low-level input voltage | | 0.8 | | 0.8 | V |
| V_I | Input voltage | 0 | V_{CC} | 0 | V_{CC} | V |
| I_{OH} | High-level output current | | –12 | | –12 | mA |
| I_{OL} | Low-level output current | | 12 | | 12 | mA |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | Outputs enabled | | | 10 | ns/V |
| T_A | Operating free-air temperature | –55 | 125 | –40 | 85 | °C |

NOTE 2: Unused or floating inputs must be held high or low.

PRODUCT PREVIEW



SN54ABT162240, SN74ABT162240

16-BIT BUFFERS/DRIVERS

WITH 3-STATE OUTPUTS

SCBS237 – JUNE 1992 – REVISED OCTOBER 1992

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | | T _A = 25°C | | | SN54ABT162240 | | SN74ABT162240 | | UNIT | |
|--------------------|--|--|-----------------------|------|------------------|---------------|------|---------------|------|------|----|
| | | | MIN | TYP† | MAX | MIN | MAX | MIN | MAX | | |
| V _{IK} | V _{CC} = 4.5 V, I _I = -18 mA | | -1.2 | | | -1.2 | | -1.2 | | V | |
| V _{OH} | V _{CC} = 4.5 V, I _{OH} = -1 mA | | 3.35 | | | 3.3 | | 3.35 | | V | |
| | V _{CC} = 5 V, I _{OH} = -1 mA | | 3.85 | | | 3.8 | | 3.85 | | | |
| | V _{CC} = 4.5 V, I _{OH} = -3 mA | | 3.1 | | | 3 | | 3.1 | | | |
| | V _{CC} = 4.5 V, I _{OH} = -12 mA | | 2.6‡ | | | | | 2.6 | | | |
| V _{OL} | V _{CC} = 4.5 V, I _{OL} = 8 mA | | 0.4 | | 0.8 | | 0.8 | | 0.65 | | |
| | V _{CC} = 4.5 V, I _{OL} = 12 mA | | | | | | | | 0.8 | | |
| I _I | V _{CC} = 5.5 V, V _I = V _{CC} or GND | | ±1 | | | ±1 | | ±1 | | μA | |
| I _{OZH} | V _{CC} = 5.5 V, V _O = 2.7 V | | 50 | | | 50 | | 50 | | μA | |
| I _{OZL} | V _{CC} = 5.5 V, V _O = 0.5 V | | -50 | | | -50 | | -50 | | μA | |
| I _{off} | V _{CC} = 0, V _I or V _O ≤ 4.5 V | | ±100 | | | | | ±100 | | μA | |
| I _{CEX} | V _{CC} = 5.5 V, V _O = 5.5 V | | Outputs high | | 50 | | | 50 | | μA | |
| I _O § | V _{CC} = 5.5 V, V _O = 2.5 V | | -50 -100 -180 | | | -50 -180 | | -50 -180 | | mA | |
| I _{CC} | V _{CC} = 5.5 V, I _O = 0, V _I = V _{CC} or GND | | Outputs high | | 2 | | | 2 | | mA | |
| | | | Outputs low | | 32 | | | 32 | | | |
| | | | Outputs disabled | | 2 | | | 2 | | | |
| ΔI _{CC} ¶ | V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND | | Data inputs | | Outputs enabled | | 1 | | 1.5 | | mA |
| | | | | | Outputs disabled | | 0.05 | | 1 | | |
| | | | Control inputs | | 1.5 | | | 1.5 | | 1.5 | |
| C _i | V _I = 2.5 V or 0.5 V | | 7 | | | | | | | pF | |
| C _o | V _O = 2.5 V or 0.5 V | | 7 | | | | | | | pF | |

† All typical values are at V_{CC} = 5 V.

‡ On products compliant to MIL-STD-883, Class B, this parameter does not apply.


§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW




PARAMETER MEASUREMENT INFORMATION




| TEST | S1 |
|-------------------|------|
| t_{PLH}/t_{PHL} | Open |
| t_{PLZ}/t_{PZL} | 7 V |
| t_{PHZ}/t_{PZH} | Open |


LOAD CIRCUIT FOR OUTPUTS




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.