


# SN54FB2040, SN74FB2040 8-BIT TTL/BTL TRANSCEIVERS


SCBS173G – NOVEMBER 1991 – REVISED JUNE 1997

- Compatible With IEEE Std 1194.1-1991 (BTL)
- TTL A Port, Backplane Transceiver Logic (BTL)  $\bar{B}$  Port
- Open-Collector  $\bar{B}$ -Port Outputs Sink 100 mA
- Isolated Logic-Ground and Bus-Ground Pins Reduce Noise
- High-Impedance State During Power Up and Power Down
- BIAS  $V_{CC}$  Pin Minimizes Signal Distortion During Live Insertion or Withdrawal
- $\bar{B}$ -Port Biasing Network Preconditions the Connector and PC Trace to the BTL High-Level Voltage
- Package Options Include Plastic Quad Flat (RC) Package and Ceramic Flat (WD) Package

SN54FB2040 . . . WD PACKAGE  
(TOP VIEW)



SN74FB2040 . . . RC PACKAGE  
(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

# SN54FB2040, SN74FB2040

## 8-BIT TTL/BTL TRANSCEIVERS

SCBS173G – NOVEMBER 1991 – REVISED JUNE 1997

### description

The 'FB2040 are 8-bit transceivers designed to translate signals between TTL and backplane transceiver logic (BTL) environments.

The  $\overline{B}$  port operates at BTL-signal levels. The open-collector  $\overline{B}$  ports are specified to sink 100 mA. Two output enables, OEB and  $\overline{OEB}$ , are provided for the  $\overline{B}$  outputs. When OEB is high and  $\overline{OEB}$  is low, the  $\overline{B}$  port is active and reflects the inverse of the data present at the A-input pins. When OEB is low,  $\overline{OEB}$  is high, or  $V_{CC}$  is less than 2.1 V, the  $\overline{B}$  port is turned off.

The A port operates at TTL-signal levels and has separate input and output pins. The A outputs reflect the inverse of the data at the  $\overline{B}$  port when the A-port output enable, OEA, is high. When OEA is low or when  $V_{CC}$  is less than 2.1 V, the A outputs are in the high-impedance state.

Pins are allocated for the four-wire IEEE Std 1149.1 (JTAG) test bus. Currently, TMS and TCK are not connected and TDI is shorted to TDO.

BIAS  $V_{CC}$  establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when  $V_{CC}$  is not connected.

The SN54FB2040 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74FB2040 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

FUNCTION TABLE

INPUTS			FUNCTION
OEB	$\overline{OEB}$	OEA	
L	X	L	Isolation
X	H	L	
L	X	H	$\overline{B}$ data to AO bus
X	H	H	
H	L	L	$\overline{A}$ data to B bus
H	L	H	$\overline{A}$ data to B bus, $\overline{B}$ data to AO bus

**To Seven Other Channels**



# SN54FB2040, SN74FB2040

## 8-BIT TTL/BTL TRANSCEIVERS

SCBS173G – NOVEMBER 1991 – REVISED JUNE 1997

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$	–0.5 V to 7 V
Input voltage range, $V_I$ : Except $\overline{B}$ port	–1.2 V to 7 V
$\overline{B}$ port	–1.2 V to 3.5 V
Voltage range applied to any $\overline{B}$ output in the disabled or power-off state, $V_O$	–0.5 V to 3.5 V
Voltage range applied to any output in the high state, $V_O$ : A port	–0.5 V to $V_{CC}$
Input clamp current, $I_{IK}$ : Except $\overline{B}$ port	–40 mA
$\overline{B}$ port	–18 mA
Current applied to any single output in the low state, $I_O$ : A port	48 mA
$\overline{B}$ port	200 mA
Package thermal impedance, $\theta_{JA}$ (see Note 1): RC package	79°C/W
Storage temperature range, $T_{stg}$	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions (see Note 2)

			SN54FB2040			SN74FB2040			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$ , BIAS $V_{CC}$ , BG $V_{CC}$	Supply voltage		4.75	5	5.25	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	$\overline{B}$ port*	1.62		2.3	1.62		2.3	V
		Except $\overline{B}$ port	2			2			
$V_{IL}$	Low-level input voltage	$\overline{B}$ port*	0.75		1.47	0.75		1.47	V
		Except $\overline{B}$ port			0.8			0.8	
$I_{IK}$	Input clamp current				–18			–18	mA
$I_{OH}$	High-level output current	AO port			–3			–3	mA
$I_{OL}$	Low-level output current	AO port			–24			24	mA
		$\overline{B}$ port			100			100	
$T_A$	Operating free-air temperature		–55		125	0		70	°C

\* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

NOTE 2: Unused pins (input or I/O) must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		SN54FB2040			SN74FB2040			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
V <sub>IK</sub>	$\overline{B}$ port	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA				-1.2			-1.2	V
	Except $\overline{B}$ port	V <sub>CC</sub> = MIN, I <sub>I</sub> = -40 mA				-1.2			-0.5	
V <sub>OH</sub>	AO port	V <sub>CC</sub> = MIN	I <sub>OH</sub> = -1 mA			3.2				V
			I <sub>OH</sub> = -3 mA	2.5	3.3		2.5	3.3		
V <sub>OL</sub>	AO port	V <sub>CC</sub> = MIN	I <sub>OL</sub> = 20 mA			0.09				V
			I <sub>OL</sub> = 24 mA			0.35	0.5		0.35	
	$\overline{B}$ port	V <sub>CC</sub> = MIN	I <sub>OL</sub> = 80 mA	0.75		1.1	0.75		1.1	
			I <sub>OL</sub> = 100 mA			1.2			1.15	
I <sub>I</sub>	Except $\overline{B}$ port	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 5.5 V				50			50	μA
I <sub>IH</sub> ‡	Except $\overline{B}$ port	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V				50			50	μA
I <sub>IL</sub> ‡	Except $\overline{B}$ port	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.5 V				-50			-50	μA
	$\overline{B}$ port	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.75 V				-100			-100	
I <sub>OH</sub>	$\overline{B}$ port	V <sub>CC</sub> = 0 to 5.5 V, V <sub>O</sub> = 2.1 V				100			100	μA
I <sub>OZH</sub>	AO port	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V				50			50	μA
I <sub>OZL</sub>	AO port	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V				-50			-50	μA
I <sub>OZPU</sub> §	A port	V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 V to 2.7 V				50			50	μA
I <sub>OZPD</sub> §	A port	V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 V to 2.7 V				-50			-50	μA
I <sub>OS</sub> ¶	AO port	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0		-30		-170	-30		-180	mA
I <sub>CC</sub>	AI port to $\overline{B}$ port	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0		25	40		40			mA
	$\overline{B}$ port to AO port			60	70		70			
C <sub>i</sub>	AI port*	V <sub>I</sub> = V <sub>CC</sub> or GND				9.9			3.5	pF
	Control inputs*					9.9			3	
C <sub>o</sub>	AO port*	V <sub>O</sub> = V <sub>CC</sub> or GND				14.7			6	pF
C <sub>io</sub> §	$\overline{B}$ port per IEEE Std 1194.1-1991*	V <sub>CC</sub> = 0 to 4.5 V				8 <sup>#</sup>			5	pF
		V <sub>CC</sub> = 4.5 V to 5.5 V				9 <sup>#</sup>			5	

\* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

§ This parameter is warranted but not production tested.

¶ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

# Parameter does not meet IEEE Std 1194.1-1991.

**live-insertion specifications over recommended operating free-air temperature range**

PARAMETER		TEST CONDITIONS		SN54FB2040		SN74FB2040		UNIT
				MIN	MAX	MIN	MAX	
I <sub>CC</sub> (BIAS V <sub>CC</sub> )		V <sub>CC</sub> = 0 to 4.5 V	V <sub>B</sub> = 0 to 2 V, V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 4.5 V to 5.5 V		450		450	μA
		V <sub>CC</sub> = 4.5 to 5.5 V			10		10	
V <sub>O</sub>	$\overline{B}$ port	V <sub>CC</sub> = 0, V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 5 V		1.62	2.1	1.62	2.1	V
I <sub>O</sub>	$\overline{B}$ port	V <sub>CC</sub> = 0, V <sub>B</sub> = 1 V, V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 4.5 V to 5.5 V		-30		-1		μA
		V <sub>CC</sub> = 0 to 5.5 V, OEB = 0 to 0.8 V			100		100	
		V <sub>CC</sub> = 0 to 2.2 V, OEB = 0 to 5 V			100		100	

# SN54FB2040, SN74FB2040


## 8-BIT TTL/BTL TRANSCEIVERS

SCBS173G – NOVEMBER 1991 – REVISED JUNE 1997


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	SN54FB2040					SN74FB2040					UNIT
				V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			MIN	MAX	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			MIN	MAX	
				MIN	TYP	MAX			MIN	TYP	MAX			
t <sub>PLH</sub>		AI	$\overline{B}$	2.5	4.5	6	0.5	8.5	3.2	4.5	6	2.4	6.5	ns
t <sub>PHL</sub>				1.8	4.2	5.8	0.4	8.5	2.8	4.2	5.6	2.7	5.8	
t <sub>PLH</sub>		$\overline{B}$	AO	1.5	3.8	5.7	0.4	8	2.3	3.8	5.7	1.9	6.2	ns
t <sub>PHL</sub>				2.3	4.2	5.9	0.8	18	2.3	4.2	5.9	2	8.2	
t <sub>PLH</sub>		OEB	$\overline{B}$	3.3	5.1	6.7	0.5	9.9	3.7	5.1	6.7	3	7	ns
t <sub>PHL</sub>				3.1	4.6	6.2	0.4	9.5	3.1	4.6	5.9	3	6.1	
t <sub>PLH</sub>		$\overline{\overline{OEB}}$	$\overline{B}$	3.2	5.2	6.8	1.3	9.5	3.6	5.2	6.8	3.3	7	ns
t <sub>PHL</sub>				2.9	4.4	6	0.2	9.8	2.9	4.4	5.9	2.6	6.1	
t <sub>PZH</sub>		OEA	AO	1.7	4	5.5	1.2	8	2.5	4	5.5	2.1	5.8	ns
t <sub>PZL</sub>				1.5	3.6	5.1	0.8	7.5	2.1	3.6	4.8	2	5	
t <sub>PHZ</sub>		OEA	AO	1.8	4.1	5.9	1	8.2	2.3	4.1	5.9	1.9	6.5	ns
t <sub>PLZ</sub>				1	3.1	4.7	0.4	7.2	1.6	3.1	4.5	1.4	4.7	
t <sub>sk(p)</sub>		Skew for any single channel  t <sub>PHL</sub> – t <sub>PLH</sub>  , AI to $\overline{B}$ or $\overline{B}$ to AO		0.5					0.5					ns
t <sub>sk(o)</sub>		Skew between drivers in the same package, AI to $\overline{B}$ or $\overline{B}$ to AO		0.4					0.4					ns
t <sub>r</sub>		Rise time, 1.3 V to 1.8 V, $\overline{B}$ port		0.2	2.8	3.8	0.2	4.5	2	2.8	3.8	1.7		ns
t <sub>f</sub>		Fall time, 1.8 V to 1.3 V, $\overline{B}$ port		1	1.9	3	0.9	4.0	1	1.9	3	1	4.2	ns
$\overline{B}$ -port input pulse rejection												1	3.4	ns



## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR A OUTPUTS



LOAD CIRCUIT FOR B OUTPUTS



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open



- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics: TTL inputs:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ ; BTL inputs:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
  - The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.