

SPEC No.	EL081026
ISSUE:	Jan. 16 1996

To: \_\_\_\_\_

## SPECIFICATIONS

Product Type 256kx4 bit DRAM (262,144 x 4bit)

# LH64256CZ-70


Model No. (LH645C2Z)

※This specifications contains 23 pages including the cover and appendix.  
If you have any objections, please contact us before issuing purchasing order.

CUSTOMERS ACCEPTANCE

DATE: \_\_\_\_\_

BY: \_\_\_\_\_



PRESENTED

BY: T. Kuzumoto  
T. KUZUMOTO  
Dept. General Manager

REVIEWED BY:

PREPARED BY:

M. Honda      T. Kimura

Engineering Dept. 2  
Memory IC Engineering Center  
Tenri Integrated Circuits Group  
SHARP CORPORATION

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - Office electronics
    - Instrumentation and measuring equipment
    - Machine tools
    - Audiovisual equipment
    - Home appliances
    - Communication equipment other than for trunk lines
  - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
    - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
    - Mainframe computers
    - Traffic control systems
    - Gas leak detectors and automatic cutoff devices
    - Rescue and security equipment
    - Other safety devices and safety equipment, etc.
  - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
    - Aerospace equipment
    - Communications equipment for trunk lines
    - Control equipment for the nuclear power industry
    - Medical equipment related to life support, etc.
  - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

## Contents

	Page
1. General . . . . .	2
2. Features . . . . .	2
3. Pin Configuration . . . . .	3
4. Block Diagram . . . . .	4
5. Absolute Maximum Ratings . . . . .	5
6. Recommended Operating Conditions . . . . .	5
7. Pin Capacitance . . . . .	5
8. D C Electrical Characteristics . . . . .	6
9. A C Electrical Characteristics . . . . .	7
10. Timing Chart . . . . .	10
11. Package and Packing Specification . . . . .	19


## 1. General

SHARP LH64256CZ-70 is a 262,144word x 4bit Dynamic Random Access Memory which allows fast page mode access. The LH64256CZ-70 is fabricated on SHARP's advanced CMOS double-level polysilicon gate technology. With its input multiplexed and packaged in the standard 20pin ZIP, it is easy to realize the memory systems with low power dissipation and large memory capacity. The LH64256CZ-70 operates on a single +5.0V power supply and the built-in biasing voltage generator circuit.

## 2. Features

- 262,144word x 4bit
- Standard 10.16mm 20pin ZIP (ZPT20-P-400) plastic package
- Access time 70ns (Max.)
- Cycle time 130ns (Min.)
- Fast page mode with cycle time 50ns (Min.)
- Power supply +5.0V ± 10%
- Power consumption (Max.) 467.5mW (Operating:  $t_{RC}=130ns$ )  
11mW (Standby: TTL input level)  
5.5mW (Standby: CMOS input level)
- Built-in latch circuit for Row-address, Column-address and Input-data
- $\overline{OE}$ =Don't care in early write operation
- RAS only refresh, Hidden refresh and  $\overline{CAS}$  before  $\overline{RAS}$  refresh capability
- On-chip refresh counter
- 512 refresh cycle / 8ms
- Not designed or rated as radiation hardened
- P-type bulk silicon CMOS process
- Operating temperature range : 0 to +70°C


### 3. Pin configuration



[Bottom View]

Symbol	Pin Name
$A_0$ to $A_8$	Address Input
$\overline{RAS}$	Row Address Strobe
$\overline{CAS}$	Column Address Strobe
$\overline{WE}$	Write Enable
$\overline{OE}$	Output Enable
$I/O_1$ to $I/O_4$	Data Input/Output
$V_{CC}$	Power Supply(+5.0V)
$V_{SS}$	Power Supply(0V)
NC	No-Connection

### 7. Block Diagram



## 5. Absolute Maximum Ratings

Parameter	Rating	Unit	Note
Applied voltage on all pins	-1.0 to +7.0	V	1
Operating temperature	0 to +70	°C	
Storage temperature	-65 to +150	°C	
Output short circuit current	50	mA	
Power dissipation	600	mW	2

Note 1. With respect to V<sub>ss</sub>.

Note 2. T<sub>a</sub> = 25°C

## 6. Recommended Operating Conditions

(T<sub>a</sub> = 0 to +70°C)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit	note
Supply voltage	V <sub>cc</sub>	4.5	5.0	5.5	V	
	V <sub>ss</sub>	0	0	0	V	
Input voltage	V <sub>IH</sub>	2.4		V <sub>cc</sub> +0.3V	V	
	V <sub>IL</sub>	-0.3		0.8	V	

## 7. Pin Capacitance

(T<sub>a</sub> = 0 to +70°C, V<sub>cc</sub> = 5.0V ± 10%, f = 1MHz)

Parameter		Symbol	MIN.	MAX.	Unit
Input capacitance	A <sub>0</sub> to A <sub>3</sub>	C <sub>IN1</sub>	-	7	pF
	$\overline{\text{RAS}}$ , $\overline{\text{OE}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$	C <sub>IN2</sub>	-	7	pF
Input/Output capacitance	I/O <sub>1</sub> to I/O <sub>4</sub>	C <sub>OUT1</sub>	-	8	pF

## 8. DC Electrical Characteristics

(Ta=0 to +70°C, V<sub>CC</sub>=5.0V±10%)

Parameter		Symbol	MIN.	MAX.	Unit	Note
Average supply current in normal operation t <sub>RC</sub> =MIN.		I <sub>CC1</sub>	—	85	mA	3, 4
Average supply current in standby mode	TTL RAS=CAS=V <sub>IH</sub>	I <sub>CC2</sub>	—	2.0	mA	3
	CMOS RAS=CAS≥V <sub>CC</sub> -0.2V		—	1.0	mA	
Average supply current in fast page mode t <sub>CP</sub> =MIN.		I <sub>CC4</sub>	—	65	mA	3, 4
Average supply current in CAS before RAS refresh cycle		I <sub>CC6</sub>	—	85	mA	3, 4
Average supply current in RAS only refresh cycle		I <sub>CC3</sub>	—	85	mA	3, 4
Input leakage current	0V≤V <sub>IN</sub> ≤6.5V 0V except on test pins	I <sub>LI</sub>	-10	10	μA	
Output leakage current	0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> +0.3V Output=Disable	I <sub>LO</sub>	-10	10	μA	5
Output "High" voltage	I <sub>OH</sub> =-5mA	V <sub>OH</sub>	2.4	—	V	
Output "Low" voltage	I <sub>OL</sub> =4.2mA	V <sub>OL</sub>	—	0.4	V	

Note 3. The output pins are in high impedance state.

4. I<sub>CC1</sub>, I<sub>CC4</sub>, I<sub>CC6</sub> and I<sub>CC3</sub> depend on cycle time.

5. The output pins are disabled by RAS=CAS=V<sub>IH</sub> or CAS=V<sub>IH</sub>.



## 9. A C Electrical Characteristics (Note 6, 7, 8, 9)

## Read Cycle

(Ta=0 to +70°C, Vcc=5.0V ±10%)

Parameter	Symbol	MIN.	MAX.	Unit	Note
Random read or write cycle time	t <sub>RC</sub>	130	—	ns	
Access time from $\overline{RAS}$	t <sub>RAC</sub>	—	70	ns	14
Access time from column address	t <sub>AA</sub>	—	35	ns	14
Access time from $\overline{CAS}$	t <sub>CAC</sub>	—	25	ns	14
Access time from $\overline{OE}$	t <sub>OEa</sub>	—	20	ns	14
Row address set-up time	t <sub>ASR</sub>	0	—	ns	
Row address hold time	t <sub>RAH</sub>	10	—	ns	
Column address set-up time	t <sub>ASC</sub>	0	—	ns	
Column address hold time ( $\overline{RAS}$ )	t <sub>CAH</sub>	15	—	ns	
Column address delay time ( $\overline{RAS}$ )	t <sub>RAD</sub>	15	35	ns	10
Column address lead time ( $\overline{RAS}$ )	t <sub>RAL</sub>	35	—	ns	
$\overline{RAS}$ pulse width	t <sub>RAS</sub>	70	10,000	ns	
$\overline{RAS}$ precharge time	t <sub>RP</sub>	50	—	ns	
$\overline{CAS}$ precharge time ( $\overline{RAS}$ ↓)	t <sub>CRP</sub>	10	—	ns	
$\overline{CAS}$ delay time ( $\overline{RAS}$ )	t <sub>RCD</sub>	20	45	ns	11
$\overline{CAS}$ lead time ( $\overline{RAS}$ )	t <sub>RSL</sub>	25	—	ns	
$\overline{CAS}$ pulse width	t <sub>CAS</sub>	25	10,000	ns	
$\overline{CAS}$ hold time	t <sub>CSH</sub>	70	—	ns	
$\overline{OE}$ lead time ( $\overline{RAS}$ )	t <sub>ROL</sub>	0	—	ns	
Output data disable time ( $\overline{CAS}$ )	t <sub>OFF</sub>	—	20	ns	
Output data disable time ( $\overline{OE}$ )	t <sub>OEZ</sub>	—	20	ns	
Output data hold time ( $\overline{CAS}$ )	t <sub>SOH</sub>	0	—	ns	
Output data hold time ( $\overline{OE}$ )	t <sub>OOH</sub>	0	—	ns	
Read command set-up time ( $\overline{CAS}$ )	t <sub>RCS</sub>	0	—	ns	
Read command hold time ( $\overline{CAS}$ )	t <sub>RCH</sub>	0	—	ns	13
Read command hold time ( $\overline{RAS}$ ↑)	t <sub>RRH</sub>	10	—	ns	13
Transition time (rise and fall)	t <sub>T</sub>	3	50	ns	
Refresh time interval	t <sub>REF</sub>	—	8	ms	

## Fast Page Mode Cycle

Parameter	Symbol	MIN.	MAX.	Unit	Note
Fast page mode cycle time	$t_{FC}$	50	—	ns	
$\overline{CAS}$ precharge time	$t_{CP}$	10	—	ns	
$\overline{CAS}$ precharge access time	$t_{CAP}$	—	45	ns	
Read-write cycle time (page mode)	$t_{PRWC}$	100	—	ns	12

## Write Cycle

Parameter	Symbol	MIN.	MAX.	Unit	Note
(Early Write)					
Write command set-up time ( $\overline{CAS}$ )	$t_{WCS}$	0	—	ns	12
Write command hold time ( $\overline{CAS}$ )	$t_{WCH}$	15	—	ns	
Data input set-up time	$t_{DS}$	0	—	ns	
Data input hold time	$t_{DH}$	15	—	ns	
( $\overline{OE}$ Controlled)					
$\overline{CAS}$ set-up time	$t_{CWS}$	0	—	ns	12
Write command lead time ( $\overline{RAS}$ )	$t_{RWL}$	20	—	ns	
Write command lead time ( $\overline{CAS}$ )	$t_{CWL}$	20	—	ns	
Write pulse width ( $\overline{WE}$ )	$t_{WP}$	10	—	ns	
$\overline{OE}$ hold time ( $\overline{WE}$ )	$t_{OEH}$	20	—	ns	

## Read-Write Cycle / Read Modify Write Cycle


Parameter	Symbol	MIN.	MAX.	Unit	Note
Read-write cycle time	$t_{RWC}$	180	—	ns	12
$\overline{WE}$ delay time ( $\overline{RAS}$ )	$t_{RWD}$	95	—	ns	12
Column address delay time ( $\overline{WE}$ )	$t_{AWD}$	60	—	ns	12
$\overline{WE}$ delay time ( $\overline{CAS}$ )	$t_{CWD}$	45	—	ns	12
$\overline{OE}$ delay time	$t_{OED}$	20	—	ns	

 $\overline{CAS}$  Before  $\overline{RAS}$  Refresh Cycle / Hidden Refresh Cycle

Parameter	Symbol	MIN.	MAX.	Unit	Note
$\overline{CAS}$ set-up time ( $\overline{RAS}$ )	$t_{CSR}$	10	—	ns	
$\overline{CAS}$ hold time ( $\overline{RAS}$ )	$t_{CHR}$	15	—	ns	
$\overline{RAS} \cdot \overline{CAS}$ precharge time ( $\overline{RAS} \uparrow$ )	$t_{RCP}$	10	—	ns	
$\overline{WE}$ precharge time ( $\overline{RAS}$ )	$t_{WRP}$	0	—	ns	

Note 6. For properly functioning the memory, it is necessary to pause at least  $200\mu\text{s}$  after power-on and followed by several dummy cycles. When  $\overline{\text{RAS}}=V_{\text{IH}}$  is continued for more than 8ms, the above dummy cycles should be given. Usually 8 ordinary refresh cycles should be given.

7. The current consumption ( $I_{\text{CC}}$ ) during power on is dependent on the input level of  $\overline{\text{RAS}}$ . If  $\overline{\text{RAS}}$  is  $V_{\text{IL}}$  during power on, the device goes into an active cycle automatically, and  $I_{\text{CC}}$  exhibits large current transients. It is recommended that  $\overline{\text{RAS}}$  tracks with  $V_{\text{CC}}$  or be held at a valid  $V_{\text{IH}}$  during power on.
8. AC characteristics assume  $t_{\text{r}}=5\text{ns}$ .
9. AC characteristics assume the following condition.




10.  $t_{\text{RAD}}(\text{MAX.})$  is the maximum point for  $t_{\text{RAD}}$  where  $t_{\text{RAC}}(\text{MAX.})$  is ensured, and does not represent a limit of operation.  
If  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ , the access time comes under the control of  $t_{\text{AA}}$ .
11.  $t_{\text{RCD}}(\text{MAX.})$  is the maximum point for  $t_{\text{RCD}}$  where  $t_{\text{RAC}}(\text{MAX.})$  is ensured, and does not represent a limit of operation.  
If  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ , the access time comes under the control of  $t_{\text{CAC}}$ .
12.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{AWD}}$  and  $t_{\text{CWD}}$  are the restrictive operating parameters and do not represent a limit of operation.  
If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN.})$ , the cycle is the early write cycle and data out buffers remain inactive until  $\overline{\text{CAS}}$  rises up again.  
If  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN.})$ ,  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{MIN.})$  and  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN.})$ , the cycle is the read modify write cycle and the output data will be the information of the selected cell. Except for the above timing, the output data will be indefinite.
13. The operation is ensured when either  $t_{\text{RRH}}$  or  $t_{\text{RCH}}$  is satisfied.
14. Measured with a load equivalent to  

$$2\text{TTL}(-1\text{mA}, +4\text{mA}) + \text{Cload}(100\text{pF}).$$
(Including the scope and the jig)




Write Cycle (Early Write)




$\overline{OE}$  = Don't Care

Write Cycle ( $\overline{OE}$  Controlled Write)




### Read/Write Cycle













### $\overline{\text{RAS}}$ Only Refresh Cycle



$\overline{\text{CAS}} = \text{"H"}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}} = \text{Don't Care}$




### $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




$\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ ,  $A_0 \sim A_8 = \text{Don't Care}$







名称 NAME	ZIP20-P-400	リード仕上 LEAD FINISH	TIN-LEAD PLATING	備考 NOTE	プラスチックパッケージ外形寸法は、バリを含まないものとする。 Plastic body dimensions do not include burr of resin.
DRAWING NO.	AA1009	単位 UNIT	mm		



注記 : マガジン(スリーブ)両側のストッパーは、ゴムストッパーとする。  
指示無き寸法公差は全て $\pm 0.4$  mmとする。

NOTES : Stopper which is set at the both ends of magazine (sleeve) is made of rubber.

All tolerances are  $\pm 0.4$  mm unless otherwise specified.

名称 NAME	ZIP20SPN-A2			備考 NOTE
DRAWING NO.	CV666	単位 UNIT	mm	

DRAM Dynamic RAM Random Access Memory ZIP LH64256CZ70 CMOS 1M (256K x 4)