

SANYO

No. 3113B

LC66304A, 66306A, 66308A

4K/6K/8K-BYTE ROM-CONTAINED
SINGLE-CHIP 4-BIT MICROCOMPUTER
FOR CONTROL-ORIENTED APPLICATIONS

General Description

The LC66304A, 66306A, 66308A are 42-pin package type CMOS 4-bit single-chip microcomputers. They contain a ROM, a RAM, I/O ports, a dual 8-bit serial interface, a 4-channel comparator input, a dual 3-level input port, a 12-bit timer, an 8-bit timer, and provide 8 interrupt sources with 8 vector addresses.

Features

- (1) On-chip 4K-byte/6K-byte/8K-byte ROM, 512x4-bit RAM
- (2) Instruction set with 128 instructions common with the LC665XX series
- (3) I/O ports ---- 36 pins
- (4) 8-bit serial interface ---- 2 lines (16-bit cascade connection available)
- (5) Minimum instruction cycle time ---- 0.92 μ s (4.3MHz external clock input mode)
- (6) Powerful timer function and prescaler
12-bit timer-used interval timer, event counter, pulse width measurement, burst pulse output
8-bit timer-used interval timer, event counter, PWM output, burst pulse output
12-bit prescaler-used time base function
- (7) Powerful 8-source 8-vector interrupt function
External interrupt: 3 sources, 3 vector addresses
Internal interrupt: 5 sources, 5 vector addresses (timer: 2 sources, serial I/O: 2 sources, prescaler)
- (8) Flexible I/O function
Comparator input, 3-level input, 20mA drive output, 15V breakdown voltage, pull-up/open drain selectable by option
- (9) Runaway detection function (option)
- (10) 8-bit input/output function
- (11) HALT/HOLD mode-used power-down function
- (12) Package: DIP42S, QFP48E (QIP48E)
- (13) Evaluation LSI: LC66599 (evaluation chip) + EVA850/800-TB6630X, LC66E308 (microcomputer with EPROM)

Series Lineup


Type No.	Pins	ROM capacity	RAM capacity	Package	Remark
LC66304A/306A/308A	42,48	4K/6K/8KB	512W	DIP42S, QFP48E	Available
LC66354A/356A/358A	42,48	4K/6K/8KB	512W	DIP42S, QFP48E	Available
LC66354S/356S/358S	44	4K/6K/8KB	512W	QFP44M	Under development
LC66E308	42,48	EPROM 8KB	512W	DIC42S, QFC48 with window	Available
LC66P308	42,48	OTPROM 8KB	512W	DIP42S, QFP48E	Available
LC66404A/406A/408A	42,48	4K/6K/8KB	512W	DIP42S, QFP48E	Available
LC66E408	42,48	EPROM 8KB	512W	DIC42S, QFC48 with window	Available
LC66P408	42,48	OTPROM 8KB	512W	DIP42S, QFP48E	Available
LC66506B/508B/512B/516B	64	6K/8K/12K/16KB	512W	DIP64S, QFP64A	Available
LC66556A/558A/562A/566A	64	6K/8K/12K/16KB	512W	DIP64S, QFP64E	Available
LC66354B/356B/358B	42,48	4K/6K/8KB	512W	DIP42S, QFP48E	Available
LC66556B/558B	64	6K/8K	512W	DIP64S, QFP64E	Under development
LC66562B/566B	64	12K/16KB	512W	DIP64S, QFP64E	Available
LC66E516	64	EPROM 16KB	512W	DIC64S, QFC64 with window	Available
LC66P516	64	OTPROM 16KB	512W	DIP64S, QFP64E	Available

SANYO Electric Co., Ltd. Semiconductor Business Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

LC66304A,66306A,66308A


Package Dimensions 3025B

(unit : mm)




SANYO : DIP42S

Pin Assignment




Package Dimensions 3156

(unit : mm)




SANYO : QFP48E(QIP48E)

Pin Assignment



Note) Reflow soldering is recommended for QFP (QIP) packages.
Please consult your local representative for information on solder-bath immersion of the device.

System Block Diagram



Pin Description

Pin Name	I/O	Functions	Output Driver Type	Option	During Reset
P00 P01 P02 P03	I/O	Input/output common port P00 to P03 <ul style="list-style-type: none"> 4-bit and single-bit input/output P00 to P03: Provided with HALT mode control function 	<ul style="list-style-type: none"> Pch: Pu MOS type Nch: Sink medium current type 	<ul style="list-style-type: none"> With Pu MOS or Nch OD output Output level during reset 	H or L (option)
P10 P11 P12 P13	I/O	Input/output common port P10 to P13 <ul style="list-style-type: none"> 4-bit and single-bit input/output 	<ul style="list-style-type: none"> Pch: Pu MOS type Nch: Sink medium current type 	<ul style="list-style-type: none"> With Pu MOS or Nch OD output Output level during reset 	H or L (option)
P20/SI0 P21/SO0 P22/ $\overline{\text{SCK0}}$ P23/INT0	I/O	Input/output common port P20 to P23 <ul style="list-style-type: none"> 4-bit and single-bit input/output P20: Common with serial input SI0 P21: Common with serial output SO0 P22: Common with serial clock $\overline{\text{SCK0}}$ P23: Common with INT0 interrupt and timer 0-used event count, pulse width measurement input 	<ul style="list-style-type: none"> Pch: CMOS type Nch: Sink medium current type +15V breakdown voltage at Nch OD configuration 	<ul style="list-style-type: none"> CMOS or Nch OD output 	H
P30/ $\overline{\text{INT1}}$ P31/POUT0 P32/POUT1	I/O	Input/output common port P30 to P32 <ul style="list-style-type: none"> 3-bit and single-bit input/output P30: Common with $\overline{\text{INT1}}$ interrupt request P31: Common with burst pulse output from timer 0 P32: Common with burst pulse output, PWM output from timer 1 	<ul style="list-style-type: none"> Pch: CMOS type Nch: Sink medium current type +15 breakdown voltage at Nch OD configuration 	<ul style="list-style-type: none"> CMOS or Nch OD output 	H
P33/ $\overline{\text{HOLD}}$	i	HOLD mode control input <ul style="list-style-type: none"> The HOLD mode is entered by executing the HOLD instruction at $\overline{\text{HOLD}}=\text{L}$. The CPU is restarted by setting the $\overline{\text{HOLD}}$ to H level at the HOLD mode. Usable as input port P33 with P30 to P32 Even if the $\overline{\text{RES}}$ is brought to L level when the P33/$\overline{\text{HOLD}}$ is at L level, the CPU is not reset. So this pin must be H level when V_{DD} has risen to a point where the CPU can operate properly. 			

Continued on next page.

Continued from preceding page.

Pin Name	I/O	Functions	Output Driver Type	Option	During Reset
P40 P41 P42 P43	I/O	Input/output port P40 to P43 • 4-bit and single-bit input/output • 8-bit input/output with P50 to P53 • 8-bit output of ROM data with P50 to P53	• Pch: Pu MOS type • Nch: Sink medium current type • +15 breakdown voltage at Nch OD configuration	• With Pu MOS or Nch OD output	H
P50 P51 P52 P53/ $\overline{\text{INT2}}$	I/O	Input/output port P50 to P53 • 4-bit and single-bit input/output • 8-bit input/output with P40 to P43 • 8-bit output of ROM data with P40 to P43 • P53: Common with $\overline{\text{INT2}}$ interrupt request	• Pch: Pu MOS type • Nch: Sink medium current type • +15 breakdown voltage at Nch OD configuration	• With Pu MOS or Nch OD output	H
P60/SI1 P61/SO1 P62/ $\overline{\text{SCK1}}$ P63/PIN1	I/O	Input/output common port P60 to P63 • 4-bit and single-bit input/output • P60: Common with serial input SI1 • P61: Common with serial output SO1 • P62: Common with serial clock $\overline{\text{SCK1}}$ • P63: Common with event counter input of timer 1	• Pch: CMOS type • Nch: Sink medium current type • +15V breakdown voltage at Nch OD configuration	• CMOS or Nch OD output	H
PC2/VREF0 PC3/VREF1	I/O	Input/output common port PC2 to PC3 • 2-bit and single-bit input/output • PC2: Common with VREF0 comparator comparison voltage pin • PC3: Common with VREF1 comparator comparison voltage pin	• Pch: CMOS type • Nch: Sink medium current type	• CMOS or Nch OD output	H
PD0/CMP0 PD1/CMP1 PD2/CMP2 PD3/CMP3	I	Input-only port PD0 to PD3 • The comparator input is software-selectable. • The comparison voltage of PD0 is VREF0. • The comparison voltage of PD1 to PD3 is VREF1. • The comparator is specified in units of PD0, PD1, (PD2, PD3).			Normal input
PE0/TRA PE1/TRB	I	Input-only port • The 3-level input port is software-selectable.			Normal input

Continued on next page.

Continued from preceding page.

OSC1 OSC2	I O	Pins for externally connecting R, C or a ceramic resonator for system clock generation. For the external clock mode, the OSC2 pin is left open and the OSC1 pin is used for input.		• Ceramic resonator OSC, RC OSC, or external clock	
$\overline{\text{RES}}$	I	System reset input pin • When the $\overline{\text{RES}}$ is brought to L level at P33/ $\overline{\text{HOLD}}=H$, the CPU is initialized.			
TEST	I	CPU test pin Connected to V_{SS} at the operating mode			
VDD VSS		Power supply pins			

Remarks: Output with Pu MOS ----- Output with pull-up MOS transistor
 CMOS output ----- Complementary output
 OD output ----- Open drain output

User Options

(1) Options of ports 0, 1 output level during reset

For input/output ports 0, 1 either of the following two output levels may be selected in a group of 4 bits during reset by option

Option Name	Conditions, etc.
1. Output during reset: "H" level	All of 4 bits of ports 0, 1
2. Output during reset: "L" level	All of 4 bits of ports 0, 1

(2) Oscillator Circuit Options

Option Name	Circuit	Conditions, etc.
1. External clock		• Input: Schmitt type
2. 2-pin RC OSC		• Input: Schmitt type
3. Ceramic resonator OSC		

(3) Watchdog timer option

The presence or absence of the runaway detection function (watchdog timer) may be selected by option.

(4) Options of port output configuration

For each port of P0, P1, P2, P3 (except P33/HOLD), P4, P5, P6, PC, either of the following two output configurations may be selected by option (in bit units).

Option Name	Circuit	Conditions, etc.
1. Open drain type output		P2, P3, P5, P6: Schmitt input
2. Output with pull-up resistance		P2, P3, P5, P6: Schmitt input CMOS output (P2, P3, P6, PC) or Pu MOS output (P0, P1, P4, P5) is selected according to Pch Tr drive capacity.

Main Specifications

(1) Absolute Maximum Ratings at Ta=25°C, VSS=0V

Parameter	Symbol	Applicable Pins, Remarks	Conditions	Limits	Unit	Note
Maximum Supply Voltage	VDD max	VDD		-0.3to+7.0	V	
Input Voltage	VIN(1)	P2,P3(except P33/HOLD), P4,P5,P6		-0.3to+15.0	V	1
	VIN(2)	Other inputs		-0.3toVDD+0.3	V	2
Output Voltage	VOUT(1)	P2,P3(except P33/HOLD), P4,P5,P6		-0.3to+15.0	V	1
	VOUT(2)	Other outputs		-0.3toVDD+0.3	V	2
Output Current per Pin	ION	P0,P1,P2,P3(except P33/HOLD),PC,P4 P5,P6		20	mA	3
	-IOP(1)	P0,P1,P4,P5		2	mA	4
	-IOP(2)	P2,P3(except P33/HOLD), P6,PC		4	mA	4
Total Pin Current	ΣION(1)	P0,P1,P2,P3(except P33/HOLD),P40,P41		75	mA	3
	ΣION(2)	P5,P6,P42,P43,PC		75	mA	3
	-ΣIOP(1)	P0,P1,P2,P3(except P33/HOLD),P40,P41		25	mA	4
	-ΣIOP(2)	P5,P6,P42,P43,PC		25	mA	4
Allowable Power Dissipation	Pd max	Ta=-30 to +70°C	DIP 42S (QFP 48E)	600 (430)	mW	5
Operating Temperature	Topr			-30to+70	°C	
Storage Temperature	Tstg			-55to+125	°C	

(Note 1) Applicable only when the open drain output type is selected. If other type than the open drain output is selected, the specification indicated in the column for other pins applies.

(Note 2) For OSC input/output, up to self OSC level is allowable.

(Note 3) Sink current

(Note 4) Source current (applicable only when the pull-up output type or CMOS output type is selected)

(Note 5) Reflow soldering is recommended for QFP packages.

Please consult your local representative for information on solder-bath immersion of the device.

(2) Allowable Operating Conditions at Ta=-30 to +70°C, VSS=0V unless otherwise specified

Parameter	Symbol	Applicable Pins	Conditions	Limits			Unit	Note	
				VDD(V)	min	typ			max
Operating Voltage	VDD	VDD			4.0	5.0	6.0	V	
Data Retention Voltage	VDD(H)	VDD	HOLD mode		1.8		6.0	V	
'H'-Level Input Voltage	VIH(1)	P2,P3(except P33/HOLD), P4,P5,P6	Output Nch Tr OFF	4.0to6.0	0.75VDD		+13.5	V	1
	VIH(2)	P33/HOLD, RES, OSC1	Output Nch Tr OFF	4.0to6.0	0.75VDD		VDD	V	2
	VIH(3)	P0,P1,PC,PD,PE	Output Nch Tr OFF	4.0to6.0	0.7VDD		VDD	V	3
	VIH(4)	PE	3-level input mode	4.0to6.0	0.8VDD		VDD	V	

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Applicable Pins	Conditions	Limits			Unit	Note	
				V _{DD} (V)	min	typ			max
"M"-Level Input Voltage	V _{IM}	PE	3-level input mode	4.0to6.0	0.4V _{DD}		0.6V _{DD}	V	
Common-Mode Input Voltage Range	V _{CMM}	PC2,PC3,PD	Comparator input mode	4.0to6.0	1.0		V _{DD} -1.5	V	
"L"-Level Input Voltage	V _{IL} (1)	P2,P3 (except P33/ HOLD), P5,P6, RES,OSC1	Output Nch Tr OFF	4.0to6.0	V _{SS}		0.25V _{DD}	V	2
	V _{IL} (2)	P33/HOLD		1.8 to6.0	V _{SS}		0.25V _{DD}	V	
	V _{IL} (3)	P0, P1, P4, PC, PD, PE, TEST	Output Nch Tr OFF	4.0to6.0	V _{SS}		0.3V _{DD}	V	3
	V _{IL} (4)	PE	3-level input mode	4.0to6.0	V _{SS}		0.2V _{DD}	V	
Operating Frequency (Instruction Cycle Time)	f _{OP} (TCYC)			4.0to6.0	0.4 (10)		4.35 (0.92)	MHz (μs)	
External Clock Input Conditions	Frequency	f _{ext}	OSC1	See Fig. 1. The OSC1 is used for input and the OSC2 is left open. (OSC option: External clock input)	4.0to6.0	0.4		4.35	MHz
	Pulse Width	textH textL		See Fig. 1. The OSC1 is used for input and the OSC2 is left open. (OSC option: External clock input)	4.0to6.0	70			ns
	Rise/Fall Time	textR textF		See Fig. 1. The OSC1 is used for input and the OSC2 is left open. (OSC option: External clock input)	4.0to6.0			30	ns
Self OSC Conditions	Ceramic Resonator OSC	OSC Frequency	f _{CF}	OSC1, OSC2	See Fig. 2.	4MHz	4.0to6.0	4.0	MHz
		OSC Stabilizing Period	t _{CFS}		Fig. 3	4MHz	4.0to6.0		10
	External Constants for RC OSC	C _{ext} R _{ext}	OSC1, OSC2	See Fig. 4.			4.0to6.0	100 2.7	pF kΩ

(Note 1) Applicable to pins of open drain type. For P33/HOLD, V_{IH}(2) applies. P2, P3, P6 of CMOS output type cannot be used as input pin.

(Note 2) Applicable to pins of open drain type.

(Note 3) When PE is used for 3-level input, V_{IH}(4), V_{IM}, V_{IL}(4) apply. PC of CMOS output type cannot be used as input pin.

(3) Electrical Characteristics at Ta=−30 to +70°C, VSS=0V unless otherwise specified

Parameter	Symbol	Applicable Pins	Conditions	Limits			Unit	Note	
				VDD (V)	min	typ			max
"H"-Level Input Current	I _{IH} (1)	P2,P3 (except P33/HOLD), P4,P5,P6	V _{IN} =13.5V Output Nch Tr OFF	4.0to6.0			5.0	μA	1
	I _{IH} (2)	P0, P1, OSC1, RES, P33/HOLD	V _{IN} =VDD Output Nch Tr OFF	4.0to6.0			1.0	μA	1
	I _{IH} (3)	PC2,PC3,PD,PE	V _{IN} =VDD Output Nch Tr OFF	4.0to6.0			1.0	μA	1
"L"-Level Input Current	I _{IL} (1)	Inputs other than PC2,PC3,PD,PE	V _{IN} =VSS Output Nch Tr OFF	4.0to6.0	−1.0			μA	2
	I _{IL} (2)	PC2, PC3, PD, PE	V _{IN} =VSS Output Nch Tr OFF	4.0to6.0	−1.0			μA	2
"H"-Level Output Voltage	V _{OH} (1)	P2, P3 (except P33/HOLD), P6, PC	I _{OH} =−1 mA	4.0to6.0	VDD−1.0			V	3
			I _{OH} =−0.1mA	4.0to6.0	VDD−0.5			V	3
	V _{OH} (2)	P0, P1, P4, P5	I _{OH} =−200 μA	4.5	2.4			V	4
			I _{OH} =−130 μA	4.5to5.5	VDD−1.35			V	4
Output Pull-up Current	I _{PO}	P0, P1, P4, P5	V _{IN} =VSS	6.0	−1.6			mA	4
"L"-Level Output Voltage	V _{OL} (1)	P0, P1, P2, P3, P4, P5, P6, PC (except P33/HOLD)	I _{OL} =1.6mA	4.0to6.0			0.4	V	
	V _{OL} (2)	P0,P1,P2,P3,P4,P5, P6(except P33/HOLD)	I _{OL} =10mA	4.0to6.0			1.5	V	
Output OFF-State Leakage Current	I _{OFF} (1)	P2,P3,P4,P5,P6	V _{IN} =13.5V	4.0to6.0			5.0	μA	5
	I _{OFF} (2)	P0, P1, PC	V _{IN} =VDD	4.0to6.0			1.0	μA	5
Comparator Offset Voltage	V _{OFF}	PD	V _{IN} =1.0V to VDD−1.5V	4.0to6.0		±50	±300	mV	
Schmitt Characteristics	Hysteresis Voltage	V _{HYS}	P2,P3,P5,P6,RES, OSC1 (RC,EXT)	4.0to6.0		0.1VDD		V	
	"H"-Level Threshold Voltage	V _{t H}			0.5VDD		0.75VDD	V	
	"L"-Level Threshold Voltage	V _{t L}			0.25VDD		0.5VDD	V	
RC OSC Frequency	f _{RC}	OSC1, OSC2	See Fig. 4. C=100pF±5% R=2.7kΩ±1%	4.0to6.0	2.0	3.0	4.0	MHz	

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Applicable Pins	Conditions	Limits			Unit	Note						
				V _{DD} (V)	min	typ			max					
Serial Clock	Cycle Time	tCKCY	SCK0, SCK1	Timing of Fig. 5 and timing load of Fig. 6.	4.0 to 6.0	0.9			μs					
					4.0 to 6.0	2.0			T _{CYC}					
	"L"/"H". Level Pulse Width	tCKL			4.0 to 6.0	0.4			μs					
					tCKH	4.0 to 6.0	1.0			T _{CYC}				
	Rise/Fall Time	tCKR				tCKF	4.0 to 6.0			0.1	ns			
Serial Input	Data Setup Time	tICK	SIO, SI1	Timing of Fig. 5, specified for SCK0, SCK1 rise (↑)	4.0 to 6.0	0.3			μs					
	Data Hold Time	tCKI			4.0 to 6.0	0.3			μs					
Serial Output	Output Delay Time	tCKO	S00, S01	Timing of Fig. 5 and timing load of Fig. 6, specified for SCK0, SCK1 fall (↓)	4.0 to 6.0			0.3	μs					
Pulse Input Conditions	"H"/"L". Level Pulse Width at INTO	tIOH tIOL	INT0	Fig.7. • Condition under which the INTO interrupt is accepted • Condition under which the event counter/pulse width measure input by timer 0 is accepted	4.0 to 6.0	2			T _{CYC}					
			INT1, INT2											
	"H"/"L". Level Pulse Width at PIN1	tPINH tPINL	PIN1							• Condition under which the event counter input by timer 1 is accepted	2			T _{CYC}
			RES							• Condition under which a reset is caused				
Comparator Response Time	TRS	PD	Fig.8.		4.0 to 6.0			30	μs					
Current Dissipation at Operating Mode	I _{DD op}	V _{DD}	4MHz ceramic resonator OSC		4.0 to 6.0		4.5	8	mA	6				
			4MHz external clock									6.5	11	mA
			RC OSC									4.0	8	mA

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Applicable Pins	Conditions	Limits			Unit	Note	
				VDD(V)	min	typ			max
Current Dissipation at HALT Mode	IDDHALT	VDD	4MHz ceramic resonator OSC	4.0 to 6.0		1.0	2.5	mA	
			4MHz external clock			2	3.5		mA
			RC OSC			1.2	2.5		
Current Dissipation at HOLD Mode	IDDHOLD	VDD		1.8 to 6.0		0.01	10	μA	

- (Note 1) The input/output common ports are of open drain output type with output Nch transistor OFF. When the CMOS output type is selected, the input/output common ports cannot be used as the input pins.
- (Note 2) The input/output common ports are of open drain output type with output Nch transistor OFF. The specification for pull-up output type is specified by output pull-up current IPO. When CMOS output type is selected, the input/output common ports cannot be used as the input pins.
- (Note 3) CMOS output type and output Nch transistor OFF.
- (Note 4) Pull-up output type and output Nch transistor OFF.
- (Note 5) Open drain output type and output Nch transistor OFF.
- (Note 6) Reset mode.




Fig. 1 External Clock Input Waveform




Fig. 2 Ceramic Resonator OSC Circuit




Fig. 3 OSC Stabilizing Period

External capacitor type	4 MHz (Murata) CSA4.00MG	C1	33pF ± 10%
		C2	33pF ± 10%
	4 MHz (Kyocera) KBR4.0MS	C1	33pF ± 10%
		C2	33pF ± 10%
On-chip capacitor type	4 MHz (Murata) CST4.00MG		
	4 MHz (kyocera) KBR-4.0MES		

Table 1 Ceramic Resonator OSC-Guaranteed Constants




Fig. 4 RC OSC




Fig. 5 Serial Input/Output Timing




Fig. 6 Timing Load




Fig. 7 INT0, INT1, INT2, PIN1, RES Input Timing




Fig. 8 Timing of Comparator Response Time TRS

RC OSC Characteristic of the LC66304A, 66306A, 66308A

Fig. 9 shows the RC OSC characteristic of the LC66304A, 66306A, 66308A. For the variation range of RC OSC frequency of the LC66304A, 66306A, 66308A, the following are guaranteed at the external constants only shown below.

External constants $C_{ext}=100\text{pF}$, $R_{ext}=2.7\text{k}\Omega$
 $2.0\text{MHz} \leq f_{RC} \leq 4.0\text{MHz}$ ($T_a=-30^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{DD}=4.0$ to 6.0V)

If any other constants than specified above are used, the range of $R_{ext}=T.B.D\text{k}\Omega$ to $T.B.D\text{k}\Omega$, $C_{ext}=T.B.D\text{pF}$ to $T.B.D\text{pF}$ must be observed. (See Fig. 9.)

(Note 10) The OSC frequency at $V_{DD}=4.0$ to 6.0V , $T_a=-30$ to $+70^\circ\text{C}$ must be within the operation clock frequency range (0.4 to 4.3MHz).





Fig. 9 RC OSC Frequency Data (Typ.)

Application Development Tools

The programs for the LC66304A, 66306A, 66308A microcomputers can be developed on the MS-DOS personal computer system (IBM-PC model system). Cross assembler for this system is provided. To help the user develop programs for the LC66304A, 66306A, 66308A microcomputers, the following development tools are prepared:



Appearance of Application Development Tools

(1) Program debugging unit (EVA850/800)

The program debugging unit (EVA850/800) is an emulator that includes the EPROM WRITE function and the serial data communications interface function between the unit itself and external systems (host computer, etc.). Application programs can be developed, corrected, and debugged at the machine language level. The debugging function can be carried out through break, step and trace operations. (Use the MPM6630X as the monitor ROM on the EVA850/800 debugging unit.)

(2) Evaluation chip board (EVA850/800-TB6630X)

The evaluation chip board sends control signals to the user application board through the 42-pin connector. Data is transferred between the I/O ports on the evaluation chip board and the user application board through the 42-pin connector. If the LC66599 evaluation chip is connected to the 42-pin plug by the output cable, the data from the LC66599 microcomputer is converted into the LC66304A, 66306A, 66308A-bound data by the plug. There are jumper connectors on the evaluation chip board. They are used to select options and status levels. Therefore, using these jumper connectors, the same input/output formats and functions as those of the LC66304A, 66306A, 66308A microcomputers can be selected on the evaluation chip board.

Jumpers

Type	OSC		Reset type selection		Power supply to the user application board through the evaluation chip board	
Jumper name	Jumper 1 (J1)		Jumper 2 (J2)		Jumper 3 (J3)	
Jumper setting and mode	EXT	External clock	INT	Reset by the RUN instruction from the host computer.	ON	VDD supply to the user application board through the evaluation chip board output.
	RC	RC OSC				
	CF	CF OSC	EXT	Reset by the reset circuit on the user application board	OFF	Power supply to the user application board from an independent power source (from the evaluation chip board)

Switch 9 (SW9)

Type	Output level selection for ports 0,1 at the reset				Watchdog timer function selection	
Switch name	P0HL		P1HL		WDC	
Switch setting and mode	+5V	Port 0 "H"	+5V	Port 1 "H"	+5V	Watchdog timer function selected
	GND	Port 0 "L"	GND	Port 0 "L"	GND	Watchdog timer function not selected

Switches SW1 to SW8: Pull-up resistor option select

- ① Set to ON when on-chip pull-up resistor is used. Set to OPEN when open drain output type is selected.
- ② Selectable for each pin.

(3) Cross assembler

Cross assembler name (File name)	Target machine	Restriction on program development
LC663S.EXE	LC66304A, 66306A, 66308A(LC66E308/P308) (LC66599)	Restriction on SB instruction • LC66304A : SB 0 only usable • LC66306A/308A : SB 0, SB 1 usable (LC66E308/P308) • (LC66599) : SB 0, SB 1, SB 2, SB 3 usable

(4) Simulation chip (For details, refer to the catalog of the LC66E308.)

The simulation chip (LC66E308) is an EPROM-contained microcomputer. Using the dedicated conversion board (W66EP308D), you can write programs in the EPROM with a commercially available PROM writer. Then, you can incorporate the simulation chip into an application product to monitor actual operations.


① Case outline

The LC66E308 is the same as the LC66304A, 66306A, 66308A in pin assignment and functions. The pin assignment is shown below.

② Option

Using the on-chip EPROM data (option data area and definition are shown on the next page), you can specify the options (level at port 0, 1 reset mode, watchdog timer, port output configuration) of a microcomputer to be evaluated. Thus, you can perform evaluation using the same peripheral as the board of the equipment to be mass-produced.

Pin Assignment



Option Data Area and Definition

ROM Area	Bit	Option	Relation between Option and Data	
2 0 0 0 H	7	Unused	Fixed at 0	
	6			
	5			
	4	OSC option	1=Ceramic resonator OSC 0=RC OSC, external clock	
	3	Unused	Fixed at 0	
	2	P1	Level at reset mode	1="H" level 0="L" level
	1	P0		
0	Watchdog timer option		1=Available, 0=Unavailable	
2 0 0 1 H	7	P13	Output configuration	1 =PU, 0 =OD
	6	P12		
	5	P11		
	4	P10		
	3	P03	Output configuration	1 =PU, 0 =OD
	2	P02		
	1	P01		
	0	P00		
2 0 0 2 H	7	Unused	Fixed at 0	
	6	P32	Output configuration	1 =PU, 0 =OD
	5	P31		
	4	P30		
	3	P23	Output configuration	1 =PU, 0 =OD
	2	P22		
	1	P21		
0	P20			
2 0 0 3 H	7	P53	Output configuration	1 =PU, 0 =OD
	6	P52		
	5	P51		
	4	P50		
	3	P43	Output configuration	1 =PU, 0 =OD
	2	P42		
	1	P41		
0	P40			
2 0 0 4 H	7~4	Unused		
	3	P63	Output configuration	1 =PU, 0 =OD
	2	P62		
	1	P61		
	0	P60		
2 0 0 5 H	7~0	Unused	Fixed at 0	
2 0 0 6 H	7~0	Unused	Fixed at 0	
2 0 0 7 H	7~4	Unused	Fixed at 0	
	3	PC3	Output configuration	1 =PU, 0 =OD
	2	PC2		
	1	Unused	Fixed at 0	
	0	Unused		

LC6630X SERIES INSTRUCTION SET (BY FUNCTION)

- Symbol Description
- AC : Accumulator
- E : E register
- CF : Carry flag
- ZF : Zero flag
- HL : Data pointer DPH, DPL
- XY : Data pointer DPX, DPY
- M : Data memory
- M (HL) : Data memory contents specified by data pointer DPH, DPL
- M (XY) : Data memory contents specified by supplementary data pointer DPX, DPY
- M2 (HL) : 2-word data memory contents specified by data pointer DPH, DPL.
In this case, the accessed data memory area address must be multiples of 2 (even address).
- SP : Stack pointer
- M2 (SP) : 2-word data memory contents specified by stack pointer
- M4 (SP) : 4-word data memory contents specified by stack pointer
- in : n-bit immediate data
- t2 : Bit specification

t2	11	10	01	00
Bit	2 ³	2 ²	2 ¹	2 ⁰

- PCh : Bits 8 to 11 of PC
- PCm : Bits 4 to 7 of PC
- PCl : Bits 0 to 3 of PC
- F_n : User's flag n=0 to 15
- TIMER0 : Timer 0
- TIMER1 : Timer 1
- SIO : Serial register
- P : Port
- P (i4) : Port contents specified by 4-bit immediate data
- INT : Interrupt enable flag
- (), [] : Contents
- ← : Transfer direction and operation result
- ⊖ : Exclusive logical sum
- ∧ : Logical product
- ∨ : Logical sum
- +
-
- : 1's complement

Instruction type	Mnemonics		Instruction code		Bytes	Cycles	Function	Description	Status flags affected	Remarks
			D ₇ D ₆ D ₅ D ₄	D ₃ D ₂ D ₁ D ₀						
Accumulator manipulation instructions	CLA	Clear AC	1 0 0 0	0 0 0 0	1	1	AC ← 0 (Equivalent to LAI 0)	Clears AC.	ZF	Only the first instruction is effective if executed continuously (loop function).
	DAA	Decimal adjust AC in addition	1 1 0 0 0 0 1 0	1 1 1 1 0 1 1 0	2	2	AC ← (AC) + 6 (Equivalent to ADI 6)	Adds 6 to AC.	ZF	
	DAS	Decimal adjust AC in subtraction	1 1 0 0 0 0 1 0	1 1 1 1 1 0 1 0	2	2	AC ← (AC) + 10 (Equivalent to ADI 0AH)	Adds 10 to AC.	ZF	
	CLC	Clear CF	0 0 0 1	1 1 1 0	1	1	CF ← 0	Clears CF.	CF	
	STC	Set CF	0 0 0 1	1 1 1 1	1	1	CF ← 1	Sets CF.	CF	
	CMA	Complement AC	0 0 0 1	1 0 0 0	1	1	AC ← $\overline{(AC)}$	Gives 1's complement of (invert) AC.	ZF	
	IA	Increment AC	0 0 0 1	0 1 0 0	1	1	AC ← (AC) + 1	Adds 1 to AC.	ZF, CF	
	DA	Decrement AC	0 0 1 0	0 1 0 0	1	1	AC ← (AC) - 1	Subtracts 1 from AC.	ZF, CF	
	RAR	Rotate AC right through CF	0 0 0 1	0 0 0 0	1	1	AC _n ← (CF), AC _{n-1} ← (AC _n), CF ← (AC ₀)	Rotates AC right through CF.	CF	
	RAL	Rotate AC left through CF	0 0 0 0	0 0 0 1	1	1	AC ₀ ← (CF), AC _{n+1} ← (AC _n), CF ← (AC ₂)	Rotates AC left through CF.	CF, ZF	
	TAE	Transfer AC to E	0 1 0 0	0 1 0 1	1	1	E ← (AC)	Transfers the AC contents to the E register.		
	TEA	Transfer E to AC	0 1 0 0	0 1 1 0	1	1	AC ← (E)	Transfers the E register contents to AC.	ZF	
	XAE	Exchange AC with E	0 1 0 0	0 1 0 0	1	1	(AC) ↔ (E)	Exchanges the contents of the AC and E register.		
Memory manipulation instructions	IM	Increment M	0 0 0 1	0 0 1 0	1	1	M(HL) ← (M(HL)) + 1	Adds 1 to M(HL).	ZF, CF	
	DM	Decrement M	0 0 1 0	0 0 1 0	1	1	M(HL) ← (M(HL)) - 1	Subtracts 1 from M(HL).	ZF, CF	
	IMDR i8	Increment M direct	1 1 0 0 i ₇ i ₆ i ₅ i ₄	0 1 1 1 i ₃ i ₂ i ₁ i ₀	2	2	M(i8) ← (M(i8)) + 1	Adds 1 to M(i8).	ZF, CF	
	DMDR i8	Decrement M direct	1 1 0 0 i ₇ i ₆ i ₅ i ₄	0 0 1 1 i ₃ i ₂ i ₁ i ₀	2	2	M(i8) ← (M(i8)) - 1	Subtracts 1 from M(i8).	ZF, CF	
	SMB t2	Set M data bit	0 0 0 0	1 1 t ₁ t ₀	1	1	(M(HL), t ₂) ← 1	Sets a bit specified by t ₁ , t ₀ of M(HL).		
	RMB t2	Reset M data bit	0 0 1 0	1 1 t ₁ t ₀	1	1	(M(HL), t ₂) ← 0	Resets a bit specified by t ₁ , t ₀ of M(HL).	ZF	
Operation/Comparison instructions	AD	Add M to AC	0 0 0 0	0 1 1 0	1	1	AC ← (AC) + (M(HL))	Adds together the contents of AC and M(HL) in binary and stores the result in AC.	ZF, CF	
	ADDR i8	Add M direct to AC	1 1 0 0 i ₇ i ₆ i ₅ i ₄	1 0 0 1 i ₃ i ₂ i ₁ i ₀	2	2	AC ← (AC) + (M(i8))	Adds together the contents of AC and M(i8) in binary and stores the result in AC.	ZF, CF	
	ADC	Add M to AC with CF	0 0 0 0	0 0 1 0	1	1	AC ← (AC) + (M(HL)) + (CF)	Adds together the contents of AC, M(HL), and CF in binary and stores the result in AC.	ZF, CF	
	ADI i4	Add immediate data to AC	1 1 0 0 0 0 1 0	1 1 1 1 i ₃ i ₂ i ₁ i ₀	2	2	AC ← (AC) + i ₃ , i ₂ , i ₁ , i ₀	Adds together the contents of AC and immediate data in binary and stores the result in AC.	ZF	
	SUBC	Subtract AC from M with CF	0 0 0 1	0 1 1 1	1	1	AC ← (M(HL)) - (AC) - (CF)	Subtracts the contents of AC from M(HL) with CF in binary and stores the result in AC.	ZF, CF	CF=0 if there is a borrow while CF=1 if there is no borrow.
	ANDA	AND M with AC then store AC	0 0 0 0	0 1 1 1	1	1	AC ← (AC) ∧ (M(HL))	Performs a logical AND operation between AC and M(HL) and stores the result in AC.	ZF	
	ORA	OR M with AC then store AC	0 0 0 0	0 1 0 1	1	1	AC ← (AC) ∨ (M(HL))	Performs a logical OR operation between AC and M(HL) and stores the result in AC.	ZF	
	EXL	Exclusive OR M with AC then store AC	0 0 0 1	0 1 0 1	1	1	AC ← (AC) ⊕ (M(HL))	Performs a logical exclusive OR operation between AC and M(HL) and stores the result in AC.	ZF	
ANDM	AND M with AC then store M	0 0 0 0	0 0 1 1	1	1	M(HL) ← (AC) ∧ (M(HL))	Performs a logical AND operation between AC and M(HL) and stores the result in M(HL).	ZF		
ORM	OR M with AC then store M	0 0 0 0	0 1 0 0	1	1	M(HL) ← (AC) ∨ (M(HL))	Performs a logical OR operation between AC and M(HL) and stores the results in M(HL).	ZF		

Instruction type	Mnemonics	Instruction code		Bytes	Cycles	Function	Description	Status flags affected	Remarks												
		D ₇ D ₆ D ₅ D ₄	D ₃ D ₂ D ₁ D ₀																		
Operation/Comparison instructions	CM	Compare AC with M	0 0 0 1	0 1 1 0	1	1	(M,HL) ← (AC) - 1 Compares the contents of AC and M(HL) and then sets/resets the carry flag (CF) and zero flag (ZF).	ZF, CF													
							<table border="1"> <thead> <tr> <th>Comparison relations</th> <th>CF</th> <th>ZF</th> </tr> </thead> <tbody> <tr> <td>(M(HL)) > (AC)</td> <td>0</td> <td>0</td> </tr> <tr> <td>(M(HL)) = (AC)</td> <td>1</td> <td>1</td> </tr> <tr> <td>(M(HL)) < (AC)</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	Comparison relations	CF	ZF	(M(HL)) > (AC)	0	0	(M(HL)) = (AC)	1	1	(M(HL)) < (AC)	1	0		
	Comparison relations	CF	ZF																		
	(M(HL)) > (AC)	0	0																		
(M(HL)) = (AC)	1	1																			
(M(HL)) < (AC)	1	0																			
CI i4	Compare AC with immediate data	1 1 0 0 1 0 1 0	1 1 1 1 i ₃ i ₂ i ₁ i ₀	2	2	i ₃ i ₂ i ₁ i ₀ + (AC) + 1 Compares the contents of the accumulator (AC) and immediate data i ₃ i ₂ i ₁ i ₀ and sets/resets the zero flag (ZF) and carry flag (CF).	ZF, CF														
						<table border="1"> <thead> <tr> <th>Comparison relations</th> <th>CF</th> <th>ZF</th> </tr> </thead> <tbody> <tr> <td>i₃ i₂ i₁ i₀ > AC</td> <td>0</td> <td>0</td> </tr> <tr> <td>i₃ i₂ i₁ i₀ = AC</td> <td>1</td> <td>1</td> </tr> <tr> <td>i₃ i₂ i₁ i₀ < AC</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	Comparison relations	CF	ZF	i ₃ i ₂ i ₁ i ₀ > AC	0	0	i ₃ i ₂ i ₁ i ₀ = AC	1	1	i ₃ i ₂ i ₁ i ₀ < AC	1	0			
Comparison relations	CF	ZF																			
i ₃ i ₂ i ₁ i ₀ > AC	0	0																			
i ₃ i ₂ i ₁ i ₀ = AC	1	1																			
i ₃ i ₂ i ₁ i ₀ < AC	1	0																			
CLI i4	Compare DP _L with immediate data	1 1 0 0 1 0 1 1	1 1 1 1 i ₃ i ₂ i ₁ i ₀	2	2	ZF ← 1 if (DP _L) = i ₃ i ₂ i ₁ i ₀ ZF ← 0 if (DP _L) ≠ i ₃ i ₂ i ₁ i ₀ Compares the contents of DP _L and immediate data and sets the zero flag (ZF) if they are equal, or resets the flag if not equal.	ZF														
CMB t2	Compare AC bit with M data bit	1 1 0 0 1 1 0 1	1 1 1 1 0 0 t ₁ t ₀	2	2	ZF ← 1 if (AC, t ₂) = (M(HL), t ₂) ZF ← 0 if (AC, t ₂) ≠ (M(HL), t ₂) Compares the contents of AC and M(HL) bit specified by the 2 bits (t ₁ and t ₂) of the instruction and sets the zero flag (ZF) if they are equal, or resets the flag if not equal.	ZF														
Load/store instructions	LAE	Load AC and E from M2 (HL)	0 1 0 1	1 1 0 0	1	1	AC ← M(HL) E ← M(HL + 1) Loads the contents of M2(HL) into the AC and the E register.														
	LAI i4	Load AC with immediate data	1 0 0 0	i ₃ i ₂ i ₁ i ₀	1	1	AC ← i ₃ i ₂ i ₁ i ₀ Loads immediate data into AC.	ZF	Only the ZF flag is affected if executed (not a security flag function).												
	LADR i8	Load AC from M direct	1 1 0 0 i ₇ i ₆ i ₅ i ₄	0 0 0 1 i ₃ i ₂ i ₁ i ₀	2	2	AC ← (M(i8)) Loads the contents of M(i8) into AC.	ZF													
	S	Store AC to M	0 1 0 0	0 1 1 1	1	1	M(HL) ← (AC) Stores the contents of AC into M(HL).														
	SAE	Store AC and E to M2 (HL)	0 1 0 1	1 1 1 0	1	1	M(HL) ← (AC) M(HL + 1) ← (E) Stores the contents of AC and the E register into M2(HL).														
	LA reg	Load AC from M(reg)	0 1 0 0	1 0 t ₀ 0	1	1	AC ← (M(reg)) Loads the contents of M(reg) into AC. reg is either an HL or XY.	ZF													
							<table border="1"> <thead> <tr> <th>reg</th> <th>t₀</th> </tr> </thead> <tbody> <tr> <td>HL</td> <td>0</td> </tr> <tr> <td>XY</td> <td>1</td> </tr> </tbody> </table>	reg	t ₀	HL	0	XY	1								
	reg	t ₀																			
	HL	0																			
	XY	1																			
LA reg, I	Load AC from M(reg) then increment reg	0 1 0 0	1 0 t ₀ 1	1	2	AC ← (M(reg)) DP _L ← (DP _L) + 1 or DP _Y ← (DP _Y) + 1 Loads the contents of M(reg) into the accumulator (AC). reg is either an HL or XY. After loading, increments the contents of DP _L or DP _Y . Refer to the LA reg instruction for the relationship between reg and t ₀ .	ZF	ZF status depends on DP _L or DP _Y increment result.													
LA reg, D	Load AC from M(reg) then decrement reg	0 1 0 1	1 0 t ₀ 1	1	2	AC ← (M(reg)) DP _L ← (DP _L) - 1 or DP _Y ← (DP _Y) - 1 Loads the contents of M(reg) into AC. reg is either an HL or XY. After loading, decrements the contents of DP _L or DP _Y . Refer to the LA reg instruction for the relationship between reg and t ₀ .	ZF	ZF status depends on DP _L or DP _Y decrement result.													
XA reg	Exchange AC with M (reg)	0 1 0 0	1 1 t ₀ 0	1	1	(AC) ← (M(reg)) Exchanges the contents of AC and M(reg). reg is either an HL or XY.															
						<table border="1"> <thead> <tr> <th>reg</th> <th>t₀</th> </tr> </thead> <tbody> <tr> <td>HL</td> <td>0</td> </tr> <tr> <td>XY</td> <td>1</td> </tr> </tbody> </table>	reg	t ₀	HL	0	XY	1									
reg	t ₀																				
HL	0																				
XY	1																				
XA reg, I	Exchange AC with M (reg) then increment reg	0 1 0 0	1 1 t ₀ 1	1	2	(AC) ← (M(reg)) DP _L ← (DP _L) + 1 or DP _Y ← (DP _Y) + 1 Exchanges the contents of AC and M(reg). reg is either an HL or XY. After exchanging, increments the contents of DP _L or DP _Y . Refer to the XA reg instruction for the relationship between reg and t ₀ .	ZF	ZF status depends on DP _L or DP _Y increment result.													
XA reg, D	Exchange AC with M (reg) then decrement reg	0 1 0 1	1 1 t ₀ 1	1	2	(AC) ← (M(reg)) DP _L ← (DP _L) - 1 or DP _Y ← (DP _Y) - 1 Exchanges the contents of AC and M(reg). reg is either an HL or XY. After exchanging, decrements the contents of DP _L or DP _Y . Refer to the XA reg instruction for the relationship between reg and t ₀ .	ZF	ZF status depends on DP _L or DP _Y decrement result.													
XADR i8	Exchange AC with M direct	1 1 0 0 i ₇ i ₆ i ₅ i ₄	1 0 0 0 i ₃ i ₂ i ₁ i ₀	2	2	(AC) ← (M(i8)) Exchanges the contents of AC and M(i8).															

Instruction type	Mnemonics		Instruction code		Bytes	Cycles	Function	Description	Status flags affected	Remarks
			D ₇ D ₆ D ₅ D ₄	D ₃ D ₂ D ₁ D ₀						
Load/store instructions	LEAI	i8 Load E & AC with immediate data	1 1 0 0 i ₇ i ₆ i ₅ i ₄	0 1 1 0 i ₃ i ₂ i ₁ i ₀	2	2	E ← i ₇ i ₆ i ₅ i ₄ AC ← i ₃ i ₂ i ₁ i ₀	Loads immediate data i8 into the E register and the accumulator (AC).		
	RTBL	Read table data from program ROM	0 1 0 1	1 0 1 0	1	2	E, AC ← (ROM(PCh, E, AC))	First, replace the contents of lower 8 bits of PC with the E register and AC contents. Then, loads the ROM data at an address specified by the new contents of the lower 8 bits of PC into the E register and AC.		
	RTBLP	Read table data from program ROM then output to P4,5	0 1 0 1	1 0 0 0	1	2	Port 4, 5 ← (ROM(PCh, E, AC))	First, replaces the contents of lower 8 bits of AC with the E register and AC contents. Then, outputs the ROM data at an address specified by the new contents of the lower 8 bits of PC to ports 4 and 5.		
Data pointer manipulation instructions	LDZ	i4 Load DP _H with zero and DP _L with immediate data respectively	0 1 1 0	i ₃ i ₂ i ₁ i ₀	1	1	DP _H ← 0 DP _L ← i ₃ i ₂ i ₁ i ₀	Loads the data of 0 (zero) and immediate data i4 into the DP _H and DP _L respectively.		
	LHI	i4 Load DP _H with immediate data	1 1 0 0 0 0 0 0	i ₃ i ₂ i ₁ i ₀	2	2	DP _H ← i ₃ i ₂ i ₁ i ₀	Loads immediate data i4 into the DP _H .		
	LLI	i4 Load DP _L with immediate data	1 1 0 0 0 0 0 1	i ₃ i ₂ i ₁ i ₀	2	2	DP _L ← i ₃ i ₂ i ₁ i ₀	Loads immediate data i4 into the DP _L .		
	LHLI	i8 Load DP _H , DP _L with immediate data	1 1 0 0 i ₇ i ₆ i ₅ i ₄	0 0 0 0 i ₃ i ₂ i ₁ i ₀	2	2	DP _H ← i ₇ i ₆ i ₅ i ₄ DP _L ← i ₃ i ₂ i ₁ i ₀	Loads immediate data into the DP _H and DP _L .		
	LXYI	i8 Load DP _X , DP _Y with immediate data	1 1 0 0 i ₇ i ₆ i ₅ i ₄	0 0 1 0 i ₃ i ₂ i ₁ i ₀	2	2	DP _X ← i ₇ i ₆ i ₅ i ₄ DP _Y ← i ₃ i ₂ i ₁ i ₀	Loads immediate data into the DP _X and DP _Y .		
	IL	Increment DP _L	0 0 0 1	0 0 0 1	1	1	DP _L ← (DP _L) + 1	Increments the contents of the DP _L by 1.	ZF	
	DL	Decrement DP _L	0 0 1 0	0 0 0 1	1	1	DP _L ← (DP _L) - 1	Decrements the contents of the DP _L by 1.	ZF	
	IY	Increment DP _Y	0 0 0 1	0 0 1 1	1	1	DP _Y ← (DP _Y) + 1	Increments the contents of the DP _Y by 1.	ZF	
	DY	Decrement DP _Y	0 0 1 0	0 0 1 1	1	1	DP _Y ← (DP _Y) - 1	Decrements the contents of the DP _Y by 1.	ZF	
	TAH	Transfer AC to DP _H	1 1 0 0 1 1 1 1	1 1 1 1 0 0 0 0	2	2	DP _H ← (AC)	Transfers the contents of the accumulator (AC) to the DP _H .		
	THA	Transfer DP _H to AC	1 1 0 0 1 1 1 0	1 1 1 1 0 0 0 0	2	2	AC ← (DP _H)	Transfers the contents of the DP _H to the AC.	ZF	
	XAH	Exchange AC with DP _H	0 1 0 0	0 0 0 0	1	1	(AC) ↔ (DP _H)	Exchanges the contents of the accumulator (AC) and the DP _H .		
	TAL	Transfer AC to DP _L	1 1 0 0 1 1 1 1	1 1 1 1 0 0 0 1	2	2	DP _L ← (AC)	Transfers the contents of the accumulator (AC) to the DP _L .		
	TLA	Transfer DP _L to AC	1 1 0 0 1 1 1 0	1 1 1 1 0 0 0 1	2	2	AC ← (DP _L)	Transfers the contents of the DP _L to the accumulator (AC).	ZF	
	XAL	Exchange AC with DP _L	0 1 0 0	0 0 0 1	1	1	(AC) ↔ (DP _L)	Exchanges the contents of the AC and DP _L .		
	TAX	Transfer AC to DP _X	1 1 0 0 1 1 1 1	1 1 1 1 0 0 1 0	2	2	DP _X ← (AC)	Transfers the contents of the accumulator (AC) to the DP _X .		
	TXA	Transfer DP _X to AC	1 1 0 0 1 1 1 0	1 1 1 1 0 0 1 0	2	2	AC ← (DP _X)	Transfers the contents of DP _X to the AC.	ZF	
	XAX	Exchange AC with DP _X	0 1 0 0	0 0 1 0	1	1	(AC) ↔ (DP _X)	Exchanges the contents of the AC and DP _X .		
	TAY	Transfer AC to DP _Y	1 1 0 0 1 1 1 1	1 1 1 1 0 0 1 1	2	2	DP _Y ← (AC)	Transfers the contents of the accumulator (AC) to the DP _Y .		
	TYA	Transfer DP _Y to AC	1 1 0 0 1 1 1 0	1 1 1 1 0 0 1 1	2	2	AC ← (DP _Y)	Transfers the contents of the DP _Y to the AC.	ZF	
XAY	Exchange AC with DP _Y	0 1 0 0	0 0 1 1	1	1	(AC) ↔ (DP _Y)	Exchanges the contents of the accumulator (AC) and the DP _Y .			
Flag manipulation instructions	SFB	n4 Set flag bit	0 1 1 1	n ₃ n ₂ n ₁ n ₀	1	1	F _n ← 1	Sets a flag specified by n4.		
	RFB	n4 Reset flag bit	0 0 1 1	n ₃ n ₂ n ₁ n ₀	1	1	F _n ← 0	Resets a flag specified by n4.	ZF	
Jump/subroutine instructions	JMP	addr Jump in the current bank	1 1 1 0 P ₇ P ₆ P ₅ P ₄	P ₁₁ P ₁₀ P ₉ P ₈ P ₃ P ₂ P ₁ P ₀	2	2	PC ₁₂ ← PC ₁₂ PC ₁₁ ← 0 - P ₁₁ - P ₀	Jumps to an address specified by immediate data P ₁₁ - P ₀ in the current bank.		When executed immediately after the BANK instruction, PC ₁₂ ← (PC ₁₂)
	JPEA	Jump to the address stored at E and AC in the current page	0 0 1 0	0 1 1 1	1	1	PC ₁₂ ← PC ₈ - PC ₁₂ - PC ₈ PC ₇ ← 4 - (E) PC ₃ ← 0 - (AC)	Jumps to an address specified by the contents of the E register and accumulator (AC) which have replaced the contents of lower 8 bits of the program counter (PC).		

Instruction type	Mnemonics	Instruction code		Bytes	Cycles	Function	Description	Status flags affected	Remarks															
		D ₇ D ₆ D ₅ D ₄	D ₃ D ₂ D ₁ D ₀																					
Jump/subroutine instructions	CAL addr	Call subroutine	0 1 0 1 P ₇ P ₆ P ₅ P ₄	0 P ₁₀ P ₉ P ₈ P ₃ P ₂ P ₁ P ₀	2	2	PC12-11-0 PC10-0- P ₁₀ -P ₀ M4(SP)-(CF, ZF, PC13-0) SP-(SP)-4	Calls a subroutine.																
	CZP addr	Call subroutine in the zero page	1 0 1 0	P ₃ P ₂ P ₁ P ₀	1	2	PC12-6, PC1-0-0 PC5-2- P ₃ -P ₀ M4(SP)-(CF, ZF, PC13-0) SP-SP-4	Calls a subroutine in page 0 of bank 0.																
	BANK	Change bank	0 0 0 1	1 0 1 1	1	1		Changes memory banks and register banks.																
	PUSH reg	Push reg on M2(SP)	1 1 0 0 1 1 1 1	1 1 1 1 1 i ₁ i ₀ 0	2	2	M2(SP)-(reg) SP-(SP)-2	Stores the contents of reg into the M2(SP) and then subtracts 2 from the stack pointer (SP). <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>reg</td> <td>i₁</td> <td>i₀</td> </tr> <tr> <td>HL</td> <td>0</td> <td>0</td> </tr> <tr> <td>XY</td> <td>0</td> <td>1</td> </tr> <tr> <td>AE</td> <td>1</td> <td>0</td> </tr> <tr> <td>Inhibited</td> <td>1</td> <td>1</td> </tr> </table>	reg	i ₁	i ₀	HL	0	0	XY	0	1	AE	1	0	Inhibited	1	1	
	reg	i ₁	i ₀																					
	HL	0	0																					
	XY	0	1																					
AE	1	0																						
Inhibited	1	1																						
POP reg	Pop reg off M2(SP)	1 1 0 0 1 1 1 0	1 1 1 1 1 i ₁ i ₀ 0	2	2	SP-(SP)+2 reg-[M2(SP)]	Stores the contents of reg into the M2(SP) and then increments the contents of the stack pointer (SP) by 2 and loads the contents of M2 (SP) into a reg. Refer to the PUSH reg instruction for the relationship between i10 and reg.																	
RT	Return from subroutine	0 0 0 1	1 1 0 0	1	2	SP-(SP)+4 PC-[M4(SP)]	Returns execution from a subroutine or interrupt processing routine back to the routine that called it. The contents of the carry flag (CF) and zero flag (ZF) are not returned from the stack area.																	
RTI	Return from interrupt routine	0 0 0 1	1 1 0 1	1	2	SP-(SP)+4 PC-[M4(SP)] CF, ZF-[M4(SP)]	Returns execution from a subroutine or interrupt processing routine back to the routine that called it. The contents of the carry flag (CF) and zero flag (ZF) are returned from the stack area.	ZF, CF																
Branch instructions	BAt2 addr	Branch on AC bit	1 1 0 1 P ₇ P ₆ P ₅ P ₄	0 0 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7-0-P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if(AC, t2)=1	Transfers execution to an address specified by the contents of P7 to P0 in the current page if a bit specified by immediate data t1t0 of AC is 1 (program branch).																
	BNAt2 addr	Branch on no AC bit	1 0 0 1 P ₇ P ₆ P ₅ P ₄	0 0 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7-0-P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if(AC, t2)=0	Transfers execution to an address specified by the contents of P7 to P0 in the current page if a bit specified by immediate data t1t0 of AC is 0 (program branch).																
	BMt2 addr	Branch on M bit	1 1 0 1 P ₇ P ₆ P ₅ P ₄	0 1 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7-0-P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if(M(HL), t2)=1	Transfers execution to an address specified by the contents of P7 to P0 in the current page if a bit specified by immediate data t1t0 of M(HL) is 1 (program branch).																
	BNMt2 addr	Branch on no M bit	1 0 0 1 P ₇ P ₆ P ₅ P ₄	0 1 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7-0-P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if(M(HL), t2)=0	Transfers execution to an address specified by the contents of P7 to P0 in the current page if a bit specified by immediate data t1t0 of M(HL) is 0 (program branch).																
	BPt2 addr	Branch on Port bit	1 1 0 1 P ₇ P ₆ P ₅ P ₄	1 0 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7-0-P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if(P(DPL), t2)=1	Transfers execution to an address specified by the contents of P7 to P0 in the current page if a bit specified by immediate data t1t0 of the port accessed by DPL is 1 (program branch).	Used to manipulate internal control registers if executed immediately after the BANK instruction. In this case, the internal control registers must be readable.															
	BNPt2 addr	Branch on no Port bit	1 0 0 1 P ₇ P ₆ P ₅ P ₄	1 0 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7-0-P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if(P(DPL), t2)=0	Transfers execution to an address specified by the contents of P7 to P0 in the current page if a bit specified by immediate data t1t0 of the port accessed by DPL is 0 (program branch).	Same as above.															
	BC addr	Branch on CF	1 1 0 1 P ₇ P ₆ P ₅ P ₄	1 1 0 0 P ₃ P ₂ P ₁ P ₀	2	2	PC7-0-P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if(CF)=1	Transfers execution to an address specified by the contents of P7 to P0 in the current page if the content of the carry flag (CF) is 1 (program branch).																
	BNC addr	Branch on no CF	1 0 0 1 P ₇ P ₆ P ₅ P ₄	1 1 0 0 P ₃ P ₂ P ₁ P ₀	2	2	PC7-0-P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if(CF)=0	Transfers execution to an address specified by the contents of P7 to P0 in the current page if the content of the carry flag (CF) is 0 (program branch).																
	BZ addr	Branch on ZF	1 1 0 1 P ₇ P ₆ P ₅ P ₄	1 1 0 1 P ₃ P ₂ P ₁ P ₀	2	2	PC7-0-P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if(ZF)=1	Transfers execution to an address specified by the contents of P7 to P0 in the current page if the content of the zero flag (ZF) is 1 (program branch).																
	BNZ addr	Branch on no ZF	1 0 0 1 P ₇ P ₆ P ₅ P ₄	1 1 0 1 P ₃ P ₂ P ₁ P ₀	2	2	PC7-0-P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if(ZF)=0	Transfers execution to an address specified by the contents of P7 to P0 in the current page if the content of the zero flag (ZF) is 0 (program branch).																

Instruction type	Mnemonics		Instruction code		Bytes	Cycles	Function	Description	Status flags affected	Remarks
			D ₇ D ₆ D ₅ D ₄	D ₃ D ₂ D ₁ D ₀						
Branch instructions	BFn4 addr	Branch on flag bit	1 1 1 1 P ₇ P ₆ P ₅ P ₄	n ₃ n ₂ n ₁ n ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7←0←P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if(Fn)=1	Transfers execution to an address specified by the contents of P7 to P0 in the current page if the content of the flag specified by n3n2n1n0 is 1. The flag is one of the 16 flags.		
	BNFn4 addr	Branch on no flag bit	1 0 1 1 P ₇ P ₆ P ₅ P ₄	n ₃ n ₂ n ₁ n ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7←0←P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if(Fn)=0	Transfers execution to an address specified by the contents of P7 to P0 in the current page if the content of the flag specified by n3n2n1n0 is 0. The flag is one of the 16 flags.		
Input/output instructions	IPO	Input port 0 to AC	0 0 1 0	0 0 0 0	1	1	AC←(P0)	Inputs the contents of port 0 to the accumulator (AC).	ZF	
	IP	Input port to AC	0 0 1 0	0 1 1 0	1	1	AC←(P(DPL))	Inputs the contents of port accessed by DPL to the accumulator (AC).	ZF	
	IPM	Input port to M	0 0 0 1	1 0 0 1	1	1	M(HL)←(P(DPL))	Inputs the contents of port accessed by DPL to the M(HL).		
	IPDR i4	Input port to AC direct	1 1 0 0 0 1 1 0	1 1 1 1 i ₃ i ₂ i ₁ i ₀	2	2	AC←(P(i4))	Inputs the contents of port accessed by i4 to the accumulator (AC).	ZF	
	IP45	Input port 4,5 to E, AC respectively	1 1 0 0 1 1 0 1	1 1 1 1 0 1 0 0	2	2	E ←(P(4)) AC←(P(5))	Inputs the contents of ports 4 and 5 to the E register and accumulator (AC) respectively.		
	OP	Output AC to port	0 0 1 0	0 1 0 1	1	1	P(DPL)←(AC)	Outputs the contents of the accumulator (AC) to a port accessed by DPL.		
	OPM	Output M to port	0 0 0 1	1 0 1 0	1	1	P(DPL)←(M(HL))	Outputs the contents of the M(HL) to a port accessed by DPL.		
	OPDR i4	Output AC to port direct	1 1 0 0 0 1 1 1	1 1 1 1 i ₃ i ₂ i ₁ i ₀	2	2	P(i4)←(AC)	Outputs the contents of the accumulator (AC) to a port accessed by i4.		
	OP45	Output E, AC to port 4,5 respectively	1 1 0 0 1 1 0 1	1 1 1 1 0 1 0 1	2	2	P(4)←(E) P(5)←(AC)	Outputs the contents of the E register and accumulator (AC) to ports 4 and 5 respectively.		
	SPB t2	Set port bit	0 0 0 0	1 0 t ₁ t ₀	1	1	(P(DPL), t2)←1	Sets a bit specified by immediate data t1t0 of a port accessed by DPL.		
	RPB t2	Reset port bit	0 0 1 0	1 0 t ₁ t ₀	1	1	(P(DPL), t2)←0	Resets a bit specified by immediate data t1t0 of a port accessed by DPL.	ZF	
	ANDPDR i4, p4	AND port with immediate data then output	1 1 0 0 i ₃ i ₂ i ₁ i ₀	0 1 0 1 P ₃ P ₂ P ₁ P ₀	2	2	P(P ₃ ~P ₀)←(P(P ₃ ~P ₀)∧i ₃ ~i ₀)	Performs a logical AND operation between the contents of a port specified by P3 to P0 and immediate data i3i2i1i0 and outputs the resulted product to the port.	ZF	
ORPDR i4, p4	OR port with immediate data then output	1 1 0 0 i ₃ i ₂ i ₁ i ₀	0 1 0 0 P ₃ P ₂ P ₁ P ₀	2	2	P(P ₃ ~P ₀)←(P(P ₃ ~P ₀)∨i ₃ ~i ₀)	Performs a logical OR operation between the contents of a port specified by P3 to P0 and immediate data i3i2i1i0 and outputs the resulted sum to the port.	ZF		
Timer control instructions	WTTM0	Write timer 0	1 1 0 0	1 0 1 0	1	2	TIMER0←(M2(HL)), (AC)	Writes the contents of the M(HL) and the accumulator (AC) to the timer 0 reload register.		
	WTTM1	Write timer 1	1 1 0 0 1 1 1 1	1 1 1 1 0 1 0 0	2	2	TIMER1←(E), (AC)	Writes the contents of the E register and the accumulator (AC) to the timer 1 reload register.		
	RTIM0	Read timer 0	1 1 0 0	1 0 1 1	1	2	M2(HL), AC←(TIMER0)	Reads the contents of the timer 0 counter into the M2(HL) and the accumulator (AC).		
	RTIM1	Read timer 1	1 1 0 0 1 1 1 1	1 1 1 1 0 1 0 1	2	2	E, AC←(TIMER1)	Reads the contents of the timer 1 counter into the E register and the accumulator (AC).		
	START0	Start timer 0	1 1 0 0 1 1 1 0	1 1 1 1 0 1 1 0	2	2	Start timer 0 counter	Starts the timer 0 counter operation.		
	START1	Start timer 1	1 1 0 0 1 1 1 0	1 1 1 1 0 1 1 1	2	2	Start timer1 counter	Starts the timer 1 counter operation.		
	STOP0	Stop timer 0	1 1 0 0 1 1 1 1	1 1 1 1 0 1 1 0	2	2	Stop timer 0 counter	Stops the timer 0 counter operation.		
	STOP1	Stop timer 1	1 1 0 0 1 1 1 1	1 1 1 1 0 1 1 1	2	2	Stop timer1 counter	Stops the timer 1 counter operation.		

SANYO	No. 4677	LC66354B, 66356B, 66358B
		Four-bit Single-Chip Microcontrollers On-Chip 4 K/6 K/8 K-byte ROM

Overview

The LC66354B, LC66356B and LC66358B are 42-pin package four-bit CMOS microcontrollers that integrate on a single chip all functions required in a control microcontroller, including ROM, RAM, I/O ports, serial interfaces, comparator inputs, three-value inputs, timers and an interrupt system. These products differ from the earlier LC66358A series in their power supply voltage range and operating speed specifications.

Features and Functions

- ROM (with 4 K-, 6 K- and 8 K-byte capacities) and RAM (512 4-bit digits) on chip
- LC66000 series compatible instruction set (128 instructions)
- A total of 36 I/O port pins
- Two eight-bit serial interfaces that can be connected in cascade to form a 16-bit interface
- Instruction cycle time: 0.92 to 10 μ s (3 to 5.5 V)
The earlier LC66358A series had instruction cycle times of from 1.96 to 10 μ s (at 3 to 5.5 V) and from 3.92 to 10 μ s (at 2.2 to 5.5 V).
- Powerful timer and prescaler functions
Time limit timer, event counter, pulse width measurement and square wave output using a 12-bit timer.
Time limit timer, event counter, PWM output and square wave output using an 8-bit timer.
Time base function using a 12-bit prescaler.
- Powerful interrupt system with eight interrupts and eight vector locations
External interrupts: three interrupts and three vector locations
Internal interrupts: five interrupts and five vector locations
- Flexible I/O functions
Comparator inputs, three-value inputs, 20 mA drive outputs, 15 V withstand voltage, pull-up or open-drain option switching
- Runaway detection function (watchdog timer) option
- Eight-bit I/O function
- Power reduction functions using halt and hold modes
- Packages: DIP42S, QFP48E (QFP48E)


- Evaluation LSI: used together

- LC66599 (evaluation chip) + EVA850/800-TB6630X
- LC66E308 (on-chip EPROM microcontroller)


Package Dimensions

unit: mm

3025B-DIP42S



3156-QFP48E



SANYO Electric Co., Ltd. Semiconductor Business Headquarters


TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

Series Structure

Product name	Pins	ROM capacity	RAM capacity	Package		Features
LC66304A/306A/308A	42, 48	4 K/6 K/8 K bytes	512 W	DIP42S	QFP48E	Normal version 4.0 to 6.0 V/0.92 μs
LC66404A/406A/408A	42, 48	4 K/6 K/8 K bytes	512 W	DIP42S	QFP48E	
LC66506B/508B/512B/516B	64	6 K/8 K/12 K/16 K bytes	512 W	DIP64S	QFP64A	
LC66354A/356A/358A	42, 48	4 K/6 K/8 K bytes	512 W	DIP42S	QFP48E	Low-voltage version 2.2 to 5.5 V/3.92 μs
LC66354S/356S/358S*	44	4 K/6 K/8 K bytes	512 W		QFP44M	
LC66556A/558A/562A/566A	64	6 K/8 K/12 K/16 K bytes	512 W	DIP64S	QFP64E	Low-voltage, high-speed version 3.0 to 5.5 V/0.92 μs
LC66354B/356B/358B	42, 48	4 K/6 K/8 K bytes	512 W	DIP42S	QFP48E	
LC66556B/558B*	64	6 K/8 K bytes	512 W	DIP64S	QFP64E	
LC66562B/566B	64	12 K/16 K bytes	512 W	DIP64S	QFP64E	
LC66E308	42, 48	EPROM, 8 K bytes	512 W	DIC42S (window)	QFC48 (window)	
LC66P308	42, 48	OTPROM, 8 K bytes	512 W	DIP42S	QFP48E	Evaluation window and OTP versions 4.5 to 5.5 V/0.92 μs
LC66E408	42, 48	EPROM, 8 K bytes	512 W	DIC42S (window)	QFC48 (window)	
LC66P408	42, 48	OTPROM, 8 K bytes	512 W	DIP42S	QFP48E	
LC66E516	64	EPROM 16 K bytes	512 W	DIC64S (window)	QFC64 (window)	
LC66P516	64	OTPROM 16 K bytes	512 W	DIP64S	QFP64E	

Note: * Under development


Pin Assignment (Top view)



We recommend using reflow soldering methods to mount the QFP package version.

Contact your Sanyo sales representative to discuss process conditions if techniques in which the whole package is immersed in a solder bath (solder dip or spray techniques) are used.

System Block Diagram



A01805

Differences between the LC66354B, LC66356B and LC66358B and the LC6630X Series

Parameter	LC6630X series (including the LC66599 evaluation chip)	LC6635XB series
System Differences • Hardware wait time (number of cycles) when HOLD mode is cleared	65536 cycles At 4 MHz (T _{cy} = 1 μs): About 64 ms	16384 cycles At 4 MHz (T _{cy} = 1 μs): About 16 ms
• Value of timer 0 on reset (including the value after HOLD mode is cleared)	The value FFO is loaded.	The value FFC is loaded.
Main differences in product characteristics • Operating power supply voltage/operating speed (cycle time)	LC66304A, 66306A, 66308A 4.0 to 6.0 V/0.92 to 10 μs LC66E308, 66P308 4.5 to 5.5 V/0.92 to 10 μs	3.0 to 5.5 V/0.92 to 10 μs LC6635XA, 2.2 to 5.5 V/3.92 to 10 μs, 3.0 to 5.5 V/1.96 to 10 μs

- Note: 1. An RC oscillator cannot be used with the LC66354B, LC66356B and LC66358B.
 2. In addition, there are differences in the output currents, comparator input voltages and other aspects. For details, refer to the individual catalogs for the LC66308A, LC66E308 and the LC66P308.
 3. These points require care when using the LC66E308 or LC66P308 for evaluation purposes.

Pin Function Overview

Pin	I/O	Overview	Output drive type	Option	Value on reset
P00 P01 P02 P03	I/O	I/O ports P00 to P03 <ul style="list-style-type: none"> Input or output in 4-bit or 1-bit units P00 to P03 have control functions in HALT mode. 	<ul style="list-style-type: none"> P-channel: pull-up MOS type N-channel: intermediate sink current type 	<ul style="list-style-type: none"> Either with pull-up MOS or n-channel OD output Reset output level 	High or low level (option)
P10 P11 P12 P13	I/O	I/O ports P10 to P13 <ul style="list-style-type: none"> Input or output in 4-bit or 1-bit units 	<ul style="list-style-type: none"> P-channel: pull-up MOS type N-channel: intermediate sink current type 	<ul style="list-style-type: none"> Either with pull-up MOS or n-channel OD output Reset output level 	High or low level (option)
P20/SIO P21/SO0 P22/SCK0 P23/INT0	I/O	I/O ports P20 to P23 <ul style="list-style-type: none"> Input or output in 4-bit or 1-bit units P20 is also used as the serial input SIO pin. P21 is also used as the serial output SO0 pin. P22 is also used as the serial clock SCK0 pin. P23 is also used as the INT0 interrupt request, the timer 0 event counter and pulse width measurement input. 	<ul style="list-style-type: none"> P-channel: CMOS type N-channel: intermediate sink current type (+15 V withstand voltage in OD) 	<ul style="list-style-type: none"> Either CMOS or n-channel OD output 	H
P30/INT1 P31/POUT0 P32/POUT1	I/O	I/O ports P30 to P32 <ul style="list-style-type: none"> Input or output in 3-bit or 1-bit units P30 is also used as the INT1 interrupt request. P31 is also used for square wave output from timer 0. P32 is also used for square wave output from timer 1 and PWM output. 	<ul style="list-style-type: none"> P-channel: CMOS type N-channel: intermediate sink current type (+15 V withstand voltage in OD) 	<ul style="list-style-type: none"> Either CMOS or n-channel OD output 	H
P33/HOLD	I	Hold mode control input <ul style="list-style-type: none"> Hold mode is entered if a HOLD instruction is executed when HOLD is low. When in hold mode, the CPU is reactivated by setting HOLD to the high level. P33 can also be used as an input port along with P30 to P32. When P33/HOLD is low, the CPU will not be reset by a low level on RES. Therefore, RES cannot be used in applications that set P33/HOLD low when power is first applied. 			
P40 P41 P42 P43	I/O	I/O ports P40 to P43 <ul style="list-style-type: none"> Input or output in 3-bit or 1-bit units I/O in 8-bit units when used in conjunction with P50 to P53 Output of 8-bit ROM data when used in conjunction with P50 to P53 	<ul style="list-style-type: none"> P-channel: pull-up MOS type N-channel: intermediate sink current type (+15 V withstand voltage in OD) 	<ul style="list-style-type: none"> Either with pull-up MOS or n-channel OD output 	H

Continued on next page.

LC66354B, 66356B, 66358B

Continued from preceding page.

Pin	I/O	Overview	Output drive type	Option	Value on reset
P50 P51 P52 P53/INT2	I/O	I/O ports P50 to P53 <ul style="list-style-type: none"> Input or output in 4-bit or 1-bit units I/O in 8-bit units when used in conjunction with P40 to P43 Output of 8-bit ROM data when used in conjunction with P40 to P43 P53 is also used for the INT2 interrupt request. 	<ul style="list-style-type: none"> P-channel: pull-up MOS type N-channel: intermediate sink current type (+15 V withstand voltage in OD) 	<ul style="list-style-type: none"> Either with pull-up MOS or n-channel OD output 	H
P60/SI1 P61/SO1 P62/SCK1 P63/PIN1	I/O	I/O ports P60 to P63 <ul style="list-style-type: none"> Input or output in 4-bit or 1-bit units P60 is also used as the serial input SI1 pin. P61 is also used as the serial output SO1 pin. P62 is also used as the serial clock SCK1 pin. P63 is also used as the timer 1 event counter input. 	<ul style="list-style-type: none"> P-channel: CMOS type N-channel: intermediate sink current type (+15 V withstand voltage in OD) 	<ul style="list-style-type: none"> Either CMOS or n-channel OD output 	H
PC2/VREF0 PC3/VREF1	I/O	I/O ports PC2 and PC3 <ul style="list-style-type: none"> Output in 4-bit or 1-bit units PC2 is also used as the VREF0 comparator comparison voltage pin. PC3 is also used as the VREF1 comparator comparison voltage pin. 	<ul style="list-style-type: none"> P-channel: CMOS type N-channel: intermediate sink current type 	<ul style="list-style-type: none"> Either CMOS or n-channel OD output 	H
PD0/CMP0 PD1/CMP1 PD2/CMP2 PD3/CMP3	I	Dedicated input ports PD0 to PD3 <ul style="list-style-type: none"> Can be switched to use as comparator inputs under program control. The PD0 comparison voltage is VREF0. The PD1 to PD3 comparison voltage is VREF1. Comparisons can be specified in units of PD0, PD2, and PD2 and PD3 together. 			Normal input
PE0/TRA PE1/TRB	I	Dedicated input ports <ul style="list-style-type: none"> Can be switched to function as three-value inputs under program control. 			Normal input
OSC1 OSC2	I O	System clock oscillator external connection When an external clock is used, leave OSC2 open and input the clock signal to OSC1.		<ul style="list-style-type: none"> Selection of either ceramic oscillator or external clock input. 	
$\overline{\text{RES}}$	I	System reset input The CPU is initialized if a low level is input to $\overline{\text{RES}}$ when the P33/HOLD pin is high.			
TEST	I	CPU test pin This pin must be connected to V_{SS} during normal operation.			
V_{DD} V_{SS}		Power supply connections			

Note: Pull-up MOS output:.....A pull-up MOS transistor is connected to the output circuit.

CMOS output:.....Complementary output

OD output:.....Open drain output



User Option Types

1. Port 0 and 1 reset time output level option

The output levels of ports 0 and 1 can be selected from the following two options in 4-bit units.

Option	Conditions and notes
High level output at reset time	Ports 0 and/or 1 in 4-bit sets
Low level output at reset time	Ports 0 and/or 1 in 4-bit sets

2. Oscillator circuit option

Option	Circuit	Conditions and notes
External clock	 <p style="text-align: right;">AD1805</p>	This input is a Schmitt specification input.
Ceramic oscillator	 <p style="text-align: right;">AD1807</p>	



Note: There is no RC oscillator option.

3. Watchdog timer option

The presence or absence of a watchdog timer can be selected as an option.

4. Port output type option

- One of the following two output circuit options can be selected for each bit in ports P0, P1, P2, P3 (except for the P33/HOLD pin), P4, P5, P6 and PC.

Option	Circuit	Conditions and notes
Open drain output	 <p style="text-align: right;">AD1808</p>	P2, P3, P5 and P6 are Schmitt inputs.
Built-in pull-up resistor output	 <p style="text-align: right;">AD1809</p>	P2, P3, P5 and P6 are Schmitt inputs. CMOS outputs (P2, P3, P6 and PC) and pull-up MOS outputs (P0, P1, P4 and P5) are differentiated according to the drive capacity of the p-channel transistor.

- The PD comparator inputs and the PE three-value inputs are selected in software.

Specifications

Absolute Maximum Ratings at Ta = 25°C, VSS = 0 V

Parameter	Symbol	Applicable pins, notes	Conditions	Ratings	Unit	Note
Maximum supply voltage	VDD max	VDD		-0.3 to +7.0	V	
Input voltage	VIN (1)	P2, P3 (except for the P33/HOLD pin), P4, P5, P6		-0.3 to +15.0	V	1
	VIN (2)	Other inputs		-0.3 to VDD + 0.3	V	2
Output voltage	VOU (1)	P2, P3 (except for the P33/HOLD pin), P4, P5, P6		-0.3 to +15.0	V	1
	VOU (2)	Other outputs		-0.3 to VDD + 0.3	V	2
Output current per pin	I _{ON}	P0, P1, P2, P3 (except for the P33/HOLD pin), P4, P5, P6, PC		20	mA	3
	-I _{OP} (1)	P0, P1, P4, P5		2	mA	4
	-I _{OP} (2)	P2, P3 (except for the P33/HOLD pin), P6, PC		4	mA	4
Total pin current	ΣI _{ON} (1)	P0, P1, P2, P3, (except for the P33/HOLD pin), P40, P41		75	mA	3
	ΣI _{ON} (2)	P5, P6, P42, P43, PC		75	mA	3
	ΣI _{OP} (1)	P0, P1, P2, P3 (except for the P33/HOLD pin), P40, P41		25	mA	4
	ΣI _{OP} (2)	P5, P6, P42, P43, PC		25	mA	4
Allowable power dissipation	Pd max	Ta = -30 to +70°C	DIP42S	600	mW	
			QFP48E	430	mW	5
Operating temperature	Topr			-30 to +70	°C	
Storage temperature	Tstg			-55 to +125	°C	

Note: 1. Applies to open drain output specification pins. The rating from the "other pin" entry applies for specifications other than the open drain output specification.

2. Levels up to the free-running oscillation level are allowed for the oscillator input and output pins.

3. Inflow current

4. Outflow current (Applies to the pull-up output specification and CMOS output specification pins.)

5. We recommend using reflow soldering methods to mount the QFP package version.

Contact your Sanyo sales representative to discuss process conditions if techniques in which the whole package is immersed in a solder bath (solder dip or spray techniques) are used.

Allowable Operating Ranges at Ta = -30 to +70°C, VSS = 0 V, VDD = 3.0 to 5.5 V unless otherwise specified

Parameter	Symbol	Applicable pins	Conditions	min	typ	max	Unit	Note
Operating supply voltage	VDD	VDD	0.92 ≤ Tcyc ≤ 10 μs	3.0		5.5	V	
Memory hold supply voltage	VDD (H)	VDD	In HOLD mode	1.8		5.5	V	
Input high level Voltage	V _{IH} (1)	P2, P3 (except for the P33/HOLD pin), P4, P5, P6	With the output n-channel transistor off	0.8 VDD		13.5	V	1
	V _{IH} (2)	P33/HOLD, RES, OSC1	With the output n-channel transistor off	0.8 VDD		VDD	V	2
	V _{IH} (3)	P0, P1, PC, PD, PE	With the output n-channel transistor off	0.75 VDD		VDD	V	3
	V _{IH} (4)	PE	Using three-value input	0.8 VDD		VDD	V	
Middle level input voltage	V _{IM}	PE	Using three-value input	0.4 VDD		0.6 VDD	V	
Common mode input voltage range	V _{CMM} (1)	PD0, PC2	Using comparator input	1.5		VDD	V	
	V _{CMM} (2)	PD1, PD2, PD3, PC3		VSS		VDD - 1.5	V	
Input low level voltage	V _{IL} (1)	P2, P3 (except for the P33/HOLD pin), P5, P6, RES, OSC1	With the output n-channel transistor off			0.2 VDD	V	1
	V _{IL} (2)	P33/HOLD	VDD = 1.8 to 5.5 V			0.2 VDD	V	
	V _{IL} (3)	P0, P1, P4, PC, PD, PE, TEST	With the output n-channel transistor off	VSS		0.25 VDD	V	3
	V _{IL} (4)	PE	Using comparator input	VSS		0.2 VDD	V	
Operating frequency (instruction cycle time)	f _{OP} (T _{CYC})			0.4 (10)		4.35 (0.92)	MHz (μs)	

Note: 1. Applies to open drain specification pins. However, the rating for V_{IH} (2) applies to the P33/HOLD pin. Ports P2, P3 and P6 cannot be used as input pins when CMOS output specifications are used.

2. Applies to open drain specification pins.

3. When PE is used as a three-value input, V_{IH} (4), V_{IM} and V_{IL} (4) apply. Port P3 cannot be used as input pins when CMOS output specifications are used.

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Applicable pins	Conditions	min	typ	max	Unit	Note
External clock input conditions	Frequency	f_{ext}	OSC1	See Figure 1. With the signal input to OSC1 and with OSC2 open (with external clock input selected for the oscillator circuit option)	0.4		4.35	MHz
	Pulse width	t_{extH} t_{extL}		See Figure 1. With the signal input to OSC1 and with OSC2 open (with external clock input selected for the oscillator circuit option)	100			ns
	Rise/fall times	t_{extR} t_{extF}		See Figure 1. With the signal input to OSC1 and with OSC2 open (with external clock input selected for the oscillator circuit option)			30	ns

Electrical Characteristics at $T_a = -30$ to $+70^\circ\text{C}$, $V_{SS} = 0\text{ V}$, $V_{DD} = 3.5$ to 5.5 V unless otherwise specified

Parameter	Symbol	Applicable pins	Conditions	min	typ	max	Unit	Note
Input high level current	$I_{IH(1)}$	P2, P3 (except for the P33/HOLD pin), P4, P5, P6	$V_{IN} = 13.5$, With the output n-channel transistor off			5.0	μA	1
	$I_{IH(2)}$	P0, P1, PC, OSC1, RES, P33/HOLD	$V_{IN} = V_{DD}$, With the output n-channel transistor off			1.0	μA	1
	$I_{IH(3)}$	PD, PE, PC2, PC3	$V_{IN} = V_{DD}$, With the output n-channel transistor off			1.0	μA	1
Input low level current	$I_{IL(1)}$	Inputs other than PD, PE, PC2 and PC3	$V_{IN} = V_{SS}$, With the output n-channel transistor off	-1.0			μA	2
	$I_{IL(2)}$	PC2, PC3, PD, PE	$V_{IN} = V_{SS}$, With the output n-channel transistor off	-1.0			μA	2
Output high level voltage	$V_{OH(1)}$	P2, P3 (except for the P33/HOLD pin) P6, PC	$I_{OH} = -1\text{ mA}$	$V_{DD} - 1.0$			V	3
			$I_{OH} = -0.1\text{ mA}$	$V_{DD} - 0.5$				
Output pull-up current	$V_{OH(2)}$	P0, P1, P4, P5	$I_{OH} = -50\text{ }\mu\text{A}$	$V_{DD} - 1.0$			V	4
			$I_{OH} = -30\text{ }\mu\text{A}$	$V_{DD} - 0.5$				
Output low level voltage	$V_{OL(1)}$	P0, P1, P2, P3, P4, P5, P6, PC (except for the P33/HOLD pin)	$I_{OL} = 1.6\text{ mA}$			0.4	V	5
Output off leakage current	$V_{OL(2)}$	P0, P1, P2, P3, P4, P5, P6, PC (except for the P33/HOLD pin)	$I_{OL} = 8\text{ mA}$			1.5	V	
Comparator offset voltage	$I_{OFF(1)}$	P2, P3, P4, P5, P6	$V_{IN} = 13.5\text{ V}$			5.0	μA	5
	$I_{OFF(2)}$	P0, P1, PC	$V_{IN} = V_{DD}$			1.0	μA	5
Schmitt characteristics	$V_{OFF(1)}$	PD1, PD2, PD3	$V_{IN} = V_{SS}$ to $V_{DD} - 1.5\text{ V}$		± 50	± 300	mV	
	$V_{OFF(2)}$	PD0	$V_{IN} = 1.5$ to V_{DD}		± 50	± 300	mV	
Schmitt characteristics	Hysteresis voltage	V_{HIS}			$0.1 V_{DD}$		V	
	High level thresHOLD voltage	V_{IH}	P2, P3, P5, P6, OSC1 (EXT), RES		$0.5 V_{DD}$	$0.8 V_{DD}$	V	
	Low level thresHOLD voltage	V_{IL}			$0.2 V_{DD}$	$0.5 V_{DD}$	V	


Continued on next page.

LC66354B, 66356B, 66358B

Continued from preceding page.


Parameter		Symbol	Applicable pins	Conditions	min	typ	max	Unit	Note	
Ceramic oscillator	Oscillator frequency	t_{CF}	OSC1, OSC2	Figure 2, 4 MHz		4.0		MHz		
	Oscillator stabilization time	t_{CFS}		Figure 3, 4 MHz			10	ms		
Serial clock	Cycle time	Input	$\overline{SCK0}$, $\overline{SCK1}$	The timing from Figure 4 and the test load from Figure 5	0.9			μs		
		Output			2.0			T _{cyc}		
	Low level/high level pulse widths	Input			t_{CKL}	0.4			μs	
		Output			t_{CKH}	1.0			T _{cyc}	
	Rise/fall times	Output			t_{CKR} t_{CKF}				0.1	μs
Serial input	Data setup time	t_{CK}	SIO, SI1	Stipulated with respect to the rising edge timing for $\overline{SCK0}$ and $\overline{SCK1}$ from Figure 4	0.3			μs		
	Data hold time	t_{CKI}			0.3			μs		
Serial output	Output delay time	t_{CKO}	SO0, SO1	Stipulated with respect to the rising edge timing for $\overline{SCK0}$ and $\overline{SCK1}$ from Figure 4 and the test load shown in Figure 5			0.3	μs		
Pulse conditions	INT0 high/low level pulse widths	t_{IOH} t_{IOL}	INT0	Figure 6 <ul style="list-style-type: none"> Conditions such that the INT0 interrupt is accepted Conditions such that timer 0 event counter and pulse width measurement inputs are accepted. 	2			T _{cyc}		
	High/low level pulse widths for interrupt inputs other than INT0	t_{IIH} t_{IIL}	$\overline{INT1}$, $\overline{INT2}$		<ul style="list-style-type: none"> Conditions such that all interrupts are accepted 	2			T _{cyc}	
	PIN1 high/low level pulse widths	t_{PINH} t_{PINL}	PIN1		<ul style="list-style-type: none"> Conditions such that timer 1 event counter inputs are accepted. 	2			T _{cyc}	
	\overline{RES} high/low level pulse widths	t_{RSH} t_{RSL}	\overline{RES}		<ul style="list-style-type: none"> Conditions such that reset occurs 	3			T _{cyc}	
Comparator response speed		T_{RS}	PD	Figure 7			20	ms		
Operating mode current drain		I_{DDOP}	V_{DD}	Using a 4 MHz ceramic oscillator		3.0	5.0	mA	8	
				Using a 4 MHz external clock		3.0	5.0	mA		
HALT mode current drain		I_{DDHALT}	V_{DD}	Using a 4 MHz ceramic oscillator		1.0	2.0	mA		
				Using a 4 MHz external clock		1.0	2.0	mA		
Hold-mode current drain		I_{DDHOLD}	V_{DD}	$V_{DD} = 1.8$ to 5.5 V		0.01	10	μA		

- Note: 1. Common input and output ports with open-drain output specifications are specified for the state with the output n-channel transistor turned off. These pins cannot be used for input when the CMOS output specification option is selected.
2. Common input and output ports with open-drain output specifications are specified for the state with the output n-channel transistor turned off. Ratings for pull-up output specification pins are stipulated for the output pull-up current I_{PO} . These pins cannot be used for input when the CMOS output specification option is selected.
3. Stipulated for CMOS output specifications with the output n-channel transistor in the off state.
4. Stipulated for pull-up output specifications with the output n-channel transistor in the off state.
5. Stipulated for open-drain output specifications with the output n-channel transistor in the off state.
6. In the reset state




A01810

Figure 1 External Clock Input Waveform



A01811

Figure 2 Ceramic Oscillator Circuit




A01812

Figure 3 Oscillator Stabilization Time

Table 1 Ceramic Oscillator Guaranteed Constants

External capacitance type	2 MHz (Murata) CSA2.00MG	C1 = 33 pF ± 10%	2 MHz (Kyocera) KBR2.0MS	C1 = 47 pF ± 10%
		C2 = 33 pF ± 10%		C2 = 47 pF ± 10%
		Rd = 0 Ω		Rd = 0 Ω
	4 MHz (Murata) CSA4.00MG	C1 = 33 pF ± 10%	4 MHz (Kyocera) KBR4.0MS	C1 = 33 pF ± 10%
	C2 = 33 pF ± 10%		C2 = 33 pF ± 10%	
	Rd = 0 Ω		Rd = 0 Ω	



A01813

Figure 4 Serial I/O Timing




Figure 5 Timing Load




Figure 6 Input Timing for INT0, INT1, INT2, PIN1 and RES





Figure 7 Comparator Response Speed Trs Timing

Application Development Tools

Programs for the LC66354B, LC66356B and LC66358B microprocessors are developed on an IBM-PC compatible personal computer running the MS-DOS operating system. A cross assembler and other tools are available. To make application development more convenient, Sanyo also provides a program debugging unit (EVA800/850), an evaluation board (EVA800/850-TB6630X), an evaluation chip (LC66599) and an on-chip EPROM microprocessor (LC66E308).



Structure of the Application Development Tools

1. Program debugging unit (EVA800/850)

This is an emulator that provides functions for EPROM writing and serial data communications with external equipment (such as a host computer). It supports application development in machine language and program modification. Its main debugging functions include breaking, stepping and tracing. (The MPM6630X is used for the EVA800/850 monitor ROM.)

2. Evaluation chip board (EVA800/850-TB6630X)

The evaluation chip signals and ports are output to the 42-pin connector and when the output cable is connected, the evaluation chip board converts these signals to the same pin assignments as those on the mass production chip. The evaluation chip board includes jumpers for setting options and other states, and these jumper settings allow the evaluation chip to implement the same I/O circuit types and functions as the mass production chip. However, there are differences in the HOLD mode clear timing and the electrical characteristics.

Jumper

Type	OSC		Reset method		Power supply to the user application board	
Jumper	Jumper 1 (J1)		Jumper 2 (J2: RES)		Jumper 3 (J3: V _{DD})	
Jumper setting and mode	EXT	External oscillator (external clock)	INT (a)	Reset by a RUN instruction from the host computer.	ON (a)	V _{DD} is supplied to the user application printed circuit board through the evaluation chip board.
	RC	RC oscillator				
	CF	CF oscillator	EXT (b)	Reset by the reset circuit on the user application printed circuit board.	OFF (b)	Separate power supplies on the user application printed circuit board and the evaluation chip board.

Switches (SW9, SW10 and SW11)

Type	Port 0 and 1 output levels on reset				Watchdog timer presence or absence setting	
Switch	SW11: P0HL		SW10: P1HL		SW9: WDC	
Switch setting and mode	ON	Port 0 high	ON	Port 1 high	ON	Watchdog timer present
	OFF	Port 0 low	OFF	Port 1 low	OFF	Watchdog timer absent

Switches SW1 to SW8: Pull-up resistor option settings

- Set the corresponding switch to the on position for built-in pull-up resistors, and set the switch to the off position for open drain output.
- These settings can be specified for individual pins.

3. Cross Assembler

Cross assembler (file name)	Object microprocessors	Limitations on program creation
LC66S.EXE	LC66354B, 66356B, 66358B (LC66E308, 66P308) (LC66599)	SB instruction limitations • LC66354B : Only SB0 can be used. • LC66356B, 66358B : Only SB0 and SB1 can be used. (LC66E308, 66P308) • LC66599 : SB0, SB1, SB2 and SB3 can be used.

4. Simulation chip (See the LC66E308 individual product catalog for more details.)

The LC66E308 simulation chip is an on-chip EPROM microprocessor. Mounted configuration operation can be confirmed in the application product by using a dedicated conversion board (the W66EP308D/408D for DIP products and the W66EP308Q/408Q for QFP products) and writing programs with a commercial PROM writer.


• Form

The LC66E308 has a pin arrangement and functions identical to those of the LC66354B, LC66356B and LC66358B. However, there are differences in the HOLD mode clear timing and the electrical characteristics. The figure below shows the pin assignment.

• Options

The options (the port 0 and 1 level at reset, the watchdog timer and the port output circuit types) for the microprocessor to be evaluated can be specified by EPROM data. (The next item describes the option data area and definitions.) This allows evaluation with the same peripheral circuits as those that will be used in the mass production product.

Pin Assignment



A01817

Option Data Area and Definitions

ROM area	Bit	Option Item	Relation between option and data	
2000H	7	Unused	Must be set to zeros.	
	6			
	5			
	4	Oscillator option	1 = ceramic oscillator 0 = external clock	
	3	Unused	Must be set to zero.	
	2	P1	Level of reset	1 = high level 0 = low level
1	P0			
	0	Watchdog timer option	1 = present, 0 = absent	
2001H	7	P13	Output circuit type	1 = PU, 0 = OD
	6	P12		
	5	P11		
	4	P10		
	3	P03		
	2	P02		
	1	P01		
	0	P00		
2002H	7	Unused	Output circuit type	1 = PU, 0 = OD
	6	P32		
	5	P31		
	4	P30		
	3	P23		
	2	P22		
	1	P21		
	0	P20		
2003H	7	P53	Output circuit type	1 = PU, 0 = OD
	6	P52		
	5	P51		
	4	P50		
	3	P43		
	2	P42		
	1	P41		
	0	P40		
2004H	7 to 4	Unused	Output circuit type	1 = PU, 0 = OD
	3	P63		
	2	P62		
	1	P61		
	0	P60		
2005H	7 to 0	Unused	Must be set to zero.	
2006H	7 to 0	Unused	Must be set to zero.	
2007H	7 to 4	Unused	Output circuit type	1 = PU, 0 = OD
	3	PC3		
	2	PC2		
	1	Unused		
	0	Unused	Must be set to zero.	

LC663XX Series Instruction Table (by function)

Abbreviations:

- AC: Accumulator
- E: E register
- CF: Carry flag
- ZF: Zero flag
- HL: Data pointer DPH, DPL
- XY: Data pointer DPX, DPY
- M: Data memory
- M (HL): Data memory pointed to by the DPH, DPL data pointer
- M (XY): Data memory pointed to by the DPX, DPY data pointer
- M2 (HL): Two words of data memory (starting on an even address) pointed to by the DPH, DPL data pointer
- SP: Stack pointer
- M2 (SP): Two words of data memory pointed to by the stack pointer
- M4 (SP): Four words of data memory pointed to by the stack pointer
- in: n bits of immediate data
- t2: Bit specification

t2	11	10	01	00
Bit	2 ³	2 ²	2 ¹	2 ⁰

- PCh: Bits 8 to 11 in the PC
- PCm: Bits 4 to 7 in the PC
- PCl: Bits 0 to 3 in the PC
- Fn: User flag, n = 0 to 15
- TIMER0: Timer 0
- TIMER1: Timer 1
- SIO: Serial register
- P: Port
- P (i4): Port indicated by 4 bits of immediate data
- INT: Interrupt enable flag
- (), []: Indicates the contents of a location
- ←: Transfer direction, result
- *: Exclusive or
- ^: Logical and
- v: Logical or
- +: Addition
- : Subtraction
- : Taking the one's complement

Instructions

Instruction group	Mnemonic		Instruction code				Number of bytes	Number of cycles	Operation	Description	Affected status bits	Note				
			D ₇	D ₆	D ₅	D ₄							D ₃	D ₂	D ₁	D ₀
Accumulator manipulation instructions	CLA	Clear AC	1	0	0	0	0	0	0	0	1	1	$AC \leftarrow 0$ (Equivalent to LAI0.)	Clear AC.	ZF	1
	DAA	Decimal adjust AC in addition	1	1	0	0	0	0	1	0	2	2	$AC \leftarrow (AC) + 6$ (Equivalent to ADI6.)	Add six to AC.	ZF	
	DAS	Decimal adjust AC in subtraction	1	1	0	0	1	1	1	1	2	2	$AC \leftarrow (AC) + 10$ (Equivalent to ADIOAH.)	Add 10 to AC.	ZF	
	CLC	Clear CF	0	0	0	1	1	1	1	0	1	1	$CF \leftarrow 0$	Clear CF to 0.	CF	
	STC	Set CF	0	0	0	1	1	1	1	1	1	1	$CF \leftarrow 1$	Set CF to 1.	CF	
	CMA	Complement AC	0	0	0	1	1	0	0	0	1	1	$AC \leftarrow (\overline{AC})$	Take the one's complement of AC.	ZF	
	IA	Increment AC	0	0	0	1	0	1	0	0	1	1	$AC \leftarrow (AC) + 1$	Increment AC.	ZF, CF	
	DA	Decrement AC	0	0	1	0	0	1	0	0	1	1	$AC \leftarrow (AC) - 1$	Decrement AC.	ZF, CF	
	RAR	Rotate AC right through CF	0	0	0	1	0	0	0	0	1	1	$AC_3 \leftarrow (CF)$, $AC_n \leftarrow (AC_n + 1)$, $CF \leftarrow (AC_0)$	Shift AC (including CF) right.	CF	
	RAL	Rotate AC left through CF	0	0	0	0	0	0	0	1	1	1	$AC_0 \leftarrow (CF)$, $AC_n + 1 \leftarrow (AC_n)$, $CF \leftarrow (AC_3)$	Shift AC (including CF) left.	CF, ZF	
	TAE	Transfer AC to E	0	1	0	0	0	1	0	1	1	1	$E \leftarrow (AC)$	Move the contents of AC to E.		
	TEA	Transfer E to AC	0	1	0	0	0	1	1	0	1	1	$AC \leftarrow (E)$	Move the contents of E to AC.	ZF	
XAE	Exchange AC with E	0	1	0	0	0	1	0	0	1	1	$(AC) \leftrightarrow (E)$	Exchange the contents of AC and E.			
Memory manipulation instruction	IM	Increment M	0	0	0	1	0	0	1	0	1	1	$M(HL) \leftarrow [M(HL)] + 1$	Increment M (HL).	ZF, CF	
	DM	Decrement M	0	0	1	0	0	0	1	0	1	1	$M(HL) \leftarrow [M(HL)] - 1$	Decrement M (HL).	ZF, CF	
	IMDR i8	Increment M direct	1	1	0	0	0	1	1	1	2	2	$M(i8) \leftarrow [M(i8)] + 1$	Increment M (i8).	ZF, CF	
	DMDR i8	Decrement M direct	1	1	0	0	0	0	1	1	2	2	$M(i8) \leftarrow [M(i8)] - 1$	Decrement M (i8).	ZF, CF	
	SMB t2	Set M data bit	0	0	0	0	1	1	t ₁	t ₀	1	1	$[M(HL), t2] \leftarrow 1$	Set the bit in M (HL) specified by t0 and t1 to 1.		
	RMB t2	Reset M data bit	0	0	1	0	1	1	t ₁	t ₀	1	1	$[M(HL), t2] \leftarrow 0$	Clear the bit in M (HL) specified by t0 and t1 to 0.	ZF	
Arithmetic, logic and comparison instructions	AD	Add M to AC	0	0	0	0	0	1	1	0	1	1	$AC \leftarrow (AC) + [M(HL)]$	Add the contents of AC and M (HL) as two's complement values and store the result in AC.	ZF, CF	
	ADDR i8	Add M direct to AC	1	1	0	0	1	0	0	1	2	2	$AC \leftarrow (AC) + [M(i8)]$	Add the contents of AC and M (i8) as two's complement values and store the result in AC.	ZF, CF	
	ADC	Add M to AC with CF	0	0	0	0	0	0	1	0	1	1	$AC \leftarrow (AC) + [M(HL)] + (CF)$	Add the contents of AC, M (HL) and C as two's complement values and store the result in AC.	ZF, CF	
	ADI i4	Add immediate data to AC	1	1	0	0	1	1	1	1	2	2	$AC \leftarrow (AC) + i_3, i_2, i_1, i_0$	Add the contents of AC and the immediate data as two's complement values and store the result in AC.	ZF	
	SUBC	Subtract AC from M with CF	0	0	0	1	0	1	1	1	1	1	$AC \leftarrow [M(HL)] - (AC) - (CF)$	Subtract the contents of AC and CF from M (HL) as two's complement values and store the result in AC.	ZF, CF	2
	ANDA	And M with AC then store AC	0	0	0	0	0	1	1	1	1	1	$AC \leftarrow (AC) \wedge [M(HL)]$	Take the logical and of AC and M (HL) and store the result in AC.	ZF	

Note: 1. Has a vertical skip function.
2. CF will be zero if there was a borrow and one otherwise.

Continued on next page.

Continued from preceding page.

Instruction group	Mnemonic	Instruction code				Number of bytes	Number of cycles	Operation	Description	Affected status bits	Note																	
		D ₇	D ₆	D ₅	D ₄							D ₃	D ₂	D ₁	D ₀													
Arithmetic, logic and comparison instructions	ORA	Or M with AC then store AC	0	0	0	0	0	1	0	1	1	1	$AC \leftarrow (AC) \vee [M(HL)]$	Take the logical or of AC and M (HL) and store the result in AC.	ZF													
	EXL	Exclusive or M with AC then store AC	0	0	0	1	0	1	0	1	1	1	$AC \leftarrow (AC) \nabla [M(HL)]$	Take the logical exclusive or of AC and M (HL) and store the result in AC.	ZF													
	ANDM	And M with AC then store M	0	0	0	0	0	0	1	1	1	1	$M(HL) \leftarrow (AC) \wedge [M(HL)]$	Take the logical and of AC and M (HL) and store the result in M (HL).	ZF													
	ORM	Or M with AC then store M	0	0	0	0	0	1	0	0	1	1	$M(HL) \leftarrow (AC) \vee [M(HL)]$	Take the logical or of AC and M (HL) and store the result in M (HL).	ZF													
	CM	Compare AC with M	0	0	0	1	0	1	1	0	1	1	$[M(HL)] + (AC) + 1$	Compare the contents of AC and M (HL) and set or clear CF and ZF according to the result. <table border="1"> <thead> <tr> <th>Magnitude comparison</th> <th>CF</th> <th>ZF</th> </tr> </thead> <tbody> <tr> <td>$[M(HL)] > (AC)$</td> <td>0</td> <td>0</td> </tr> <tr> <td>$[M(HL)] = (AC)$</td> <td>1</td> <td>1</td> </tr> <tr> <td>$[M(HL)] < (AC)$</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	Magnitude comparison	CF	ZF	$[M(HL)] > (AC)$	0	0	$[M(HL)] = (AC)$	1	1	$[M(HL)] < (AC)$	1	0	ZF, CF	
	Magnitude comparison	CF	ZF																									
	$[M(HL)] > (AC)$	0	0																									
$[M(HL)] = (AC)$	1	1																										
$[M(HL)] < (AC)$	1	0																										
CI i4	Compare AC with immediate data	1 1 0 0 1 0 1 0	1 1 1 1 i ₃ i ₂ i ₁ i ₀	2	2	$i_3 i_2 i_1 i_0 + (AC) + 1$	Compare the contents of AC and the immediate data i ₃ i ₂ i ₁ i ₀ and set or clear CF and ZF according to the result. <table border="1"> <thead> <tr> <th>Magnitude comparison</th> <th>CF</th> <th>ZF</th> </tr> </thead> <tbody> <tr> <td>$i_3 i_2 i_1 i_0 > AC$</td> <td>0</td> <td>0</td> </tr> <tr> <td>$i_3 i_2 i_1 i_0 = AC$</td> <td>1</td> <td>1</td> </tr> <tr> <td>$i_3 i_2 i_1 i_0 < AC$</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	Magnitude comparison	CF	ZF	$i_3 i_2 i_1 i_0 > AC$	0	0	$i_3 i_2 i_1 i_0 = AC$	1	1	$i_3 i_2 i_1 i_0 < AC$	1	0	ZF, CF								
Magnitude comparison	CF	ZF																										
$i_3 i_2 i_1 i_0 > AC$	0	0																										
$i_3 i_2 i_1 i_0 = AC$	1	1																										
$i_3 i_2 i_1 i_0 < AC$	1	0																										
CLI i4	Compare DP _L with immediate data	1 1 0 0 1 0 1 1	1 1 1 1 i ₃ i ₂ i ₁ i ₀	2	2	$ZF \leftarrow 1$ if $(DP_L) = i_3 i_2 i_1 i_0$ $ZF \leftarrow 0$ if $(DP_L) \neq i_3 i_2 i_1 i_0$	Compare the contents of DP _L with the immediate data. Set ZF if identical and clear ZF if not.	ZF																				
CMB i2	Compare AC bit with M data bit	1 1 0 0 1 1 0 1	1 1 1 1 0 0 i ₁ i ₀	2	2	$ZF \leftarrow 1$ if $(AC, i_2) = [M(HL), i_2]$ $ZF \leftarrow 0$ if $(AC, i_2) \neq [M(HL), i_2]$	Compare the corresponding bits specified by i ₀ and i ₁ in AC and M(HL). Set ZF if identical and clear ZF if not.	ZF																				
Load and store instructions	LAE	Load AC and E from M2 (HL)	0	1	0	1	1	1	0	0	1	1	$AC \leftarrow M(HL)$ $E \leftarrow M(HL + 1)$	Load the contents of M2 (HL) into AC, E.														
	LAI i4	Load AC with immediate data	1	0	0	0	i ₃	i ₂	i ₁	i ₀	1	1	$AC \leftarrow i_3 i_2 i_1 i_0$	Load the immediate data into AC.	ZF	3												
	LADR i8	Load AC from M direct	1	1	0	0	i ₇	i ₆	i ₅	i ₄	2	2	$AC \leftarrow [M(i8)]$	Load the contents of M (i8) into AC.	ZF													
	S	Store AC to M	0	1	0	0	0	1	1	1	1	1	$M(HL) \leftarrow (AC)$	Store the contents of AC into M (HL).														
	SAE	Store AC and E to M2 (HL)	0	1	0	1	1	1	1	0	1	1	$M(HL) \leftarrow (AC)$ $M(HL + 1) \leftarrow (E)$	Store the contents of AC, E into M2(HL).														
	LA reg	Load AC from M (reg)	0	1	0	0	1	0	i ₀	0	1	1	$AC \leftarrow [M(reg)]$	Load the contents of M (reg) into AC. The reg is either HL or XY depending on i ₀ . <table border="1"> <thead> <tr> <th>reg</th> <th>i₀</th> </tr> </thead> <tbody> <tr> <td>HL</td> <td>0</td> </tr> <tr> <td>XY</td> <td>1</td> </tr> </tbody> </table>	reg	i ₀	HL	0	XY	1	ZF							
reg	i ₀																											
HL	0																											
XY	1																											

Note: 3. Has a vertical skip function.

Continued on next page.

Continued from preceding page.

Instruction group	Mnemonic	Instruction code				Number of bytes	Number of cycles	Operation	Description	Affected status bits	Note										
		D ₇	D ₆	D ₅	D ₄							D ₃	D ₂	D ₁	D ₀						
Load and store instructions	LA reg, I	Load AC from M (reg) then increment reg	0	1	0	0	1	0	t ₀	1	2	AC ← [M (reg)] DP _L ← (DP _L) + 1 or DP _Y ← (DP _Y) + 1	Load the contents of M (reg) into AC. (The reg is either HL or XY.) Then increment the contents of either DP _L or DP _Y . The relationship between t ₀ and reg is the same as that for the LA reg instruction.	ZF	4						
	LA reg, D	Load AC from M (reg) then decrement reg	0	1	0	1	1	0	t ₀	1	2	AC ← [M (reg)] DP _L ← (DP _L) - 1 or DP _Y ← (DP _Y) - 1	Load the contents of M (reg) into AC. (The reg is either HL or XY.) Then decrement the contents of either DP _L or DP _Y . The relationship between t ₀ and reg is the same as that for the LA reg instruction.	ZF	5						
	XA reg	Exchange AC with M (reg)	0	1	0	0	1	1	t ₀	0	1	1	(AC) ↔ [M (reg)]	Exchange the contents of M (reg) and AC. The reg is either HL or XY depending on t ₀ .							
													<table border="1"> <tr> <td>reg</td> <td>t₀</td> </tr> <tr> <td>HL</td> <td>0</td> </tr> <tr> <td>XY</td> <td>1</td> </tr> </table>	reg	t ₀	HL	0	XY	1		
	reg	t ₀																			
	HL	0																			
	XY	1																			
	XA reg, I	Exchange AC with M (reg) then increment reg	0	1	0	0	1	1	t ₀	1	2	(AC) ↔ [M (reg)] DP _L ← (DP _L) + 1 or DP _Y ← (DP _Y) + 1	Exchange the contents of M (reg) and AC. (The reg is either HL or XY.) Then increment the contents of either DP _L or DP _Y . The relationship between t ₀ and reg is the as that for the XA reg instruction.	ZF	6						
	XA reg, D	Exchange AC with M (reg) then decrement reg	0	1	0	1	1	1	t ₀	1	2	(AC) ↔ [M (reg)] DP _L ← (DP _L) - 1 or DP _Y ← (DP _Y) - 1	Exchange the contents of M (reg) and AC. (The reg is either HL or XY.) Then decrement the contents of either DP _L or DP _Y . The relationship between t ₀ and reg is the as that for the XA reg instruction.	ZF	7						
XADR i8	Exchange AC with M direct	1	1	0	0	1	0	0	0	2	2	(AC) ↔ [M (i8)]	Exchange the contents of AC with M (i8).								
LEAI i8	Load E & AC with immediate data	1	1	0	0	0	1	1	0	2	2	E ← i ₇ i ₆ i ₅ i ₄ AC ← i ₃ i ₂ i ₁ i ₀	Load the immediate data i8 into E, AC.								
RTBL	Read table data from program ROM	0	1	0	1	1	0	1	0	1	2	E, AC ← [ROM (PCh, E, AC)]	Load into E, AC the ROM data at the location determined by replacing the lower 8 bits of the PC with E, AC.								
RTBLP	Read table data from program ROM then output to P4, 5	0	1	0	1	1	0	0	0	1	2	Port 4, 5 ← [ROM (PCh, E, AC)]	Output from ports 4 and 5 the ROM data at the location determined by replacing the lower 8 bits of the PC with E, AC.								

Note: 4. ZF is set according to the result of incrementing DP_L or DP_Y.
 5. ZF is set according to the result of decrementing DP_L or DP_Y.
 6. ZF is set according to the result of incrementing DP_L or DP_Y.
 7. ZF is set according to the result of decrementing DP_L or DP_Y.

Continued on next page.

Continued from preceding page.

Instruction group	Mnemonic	Instruction code								Number of bytes	Number of cycles	Operation	Description	Affected status bits	Note		
		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀								
Data pointer manipulation instructions	LDZ i4	Load DP _H with zero and DP _L with immediate data respectively		0	1	1	0	i ₃	i ₂	i ₁	i ₀	1	1	DP _H ← 0 DP _L ← i ₃ i ₂ i ₁ i ₀	Load zero into DP _H and the immediate data i4 into DP _L .		
	LHI i4	Load DP _H with immediate data		1	1	0	0	1	1	1	1	2	2	DP _H ← i ₃ i ₂ i ₁ i ₀	Load the immediate data i4 into DP _H .		
	LLI i4	Load DP _L with immediate data		1	1	0	0	1	1	1	1	2	2	DP _L ← i ₃ i ₂ i ₁ i ₀	Load the immediate data i4 into DP _L .		
	LHLI i8	Load DP _H , DP _L with immediate data		1	1	0	0	0	0	0	0	2	2	DP _H ← i ₇ i ₆ i ₅ i ₄ DP _L ← i ₃ i ₂ i ₁ i ₀	Load the immediate data into DP _H , DP _L .		
	LXYI i8	Load DP _X , DP _Y with immediate data		1	1	0	0	0	0	1	0	2	2	DP _X ← i ₇ i ₆ i ₅ i ₄ DP _Y ← i ₃ i ₂ i ₁ i ₀	Load the immediate data into DP _X , DP _Y .		
	IL	Increment DP _L		0	0	0	1	0	0	0	1	1	1	DP _L ← (DP _L) + 1	Increment the contents of DP _L .	ZF	
	DL	Decrement DP _L		0	0	1	0	0	0	0	1	1	1	DP _L ← (DP _L) - 1	Decrement the contents of DP _L .	ZF	
	IY	Increment DP _Y		0	0	0	1	0	0	1	1	1	1	DP _Y ← (DP _Y) + 1	Increment the contents of DP _Y .	ZF	
	DY	Decrement DP _Y		0	0	1	0	0	0	1	1	1	1	DP _Y ← (DP _Y) - 1	Decrement the contents of DP _Y .	ZF	
	TAH	Transfer AC to DP _H		1	1	0	0	1	1	1	1	2	2	DP _H ← (AC)	Transfer the contents of AC to DP _H .		
	THA	Transfer DP _H to AC		1	1	0	0	1	1	1	1	2	2	AC ← (DP _H)	Transfer the contents of DP _H to AC.	ZF	
	XAH	Exchange AC with DP _H		0	1	0	0	0	0	0	0	1	1	(AC) ↔ (DP _H)	Exchange the contents of AC and DP _H .		
	TAL	Transfer AC to DP _L		1	1	0	0	1	1	1	1	2	2	DP _L ← (AC)	Transfer the contents of AC to DP _L .		
	TLA	Transfer DP _L to AC		1	1	0	0	1	1	1	1	2	2	AC ← (DP _L)	Transfer the contents of DP _L to AC.	ZF	
	XAL	Exchange AC with DP _L		0	1	0	0	0	0	0	1	1	1	(AC) ↔ (DP _L)	Exchange the contents of AC and DP _L .		
	TAX	Transfer AC to DP _X		1	1	0	0	1	1	1	1	2	2	DP _X ← (AC)	Transfer the contents of AC to DP _X .		
	TXA	Transfer DP _X to AC		1	1	0	0	1	1	1	1	2	2	AC ← (DP _X)	Transfer the contents of DP _X to AC.	ZF	
	XAX	Exchange AC with DP _X		0	1	0	0	0	0	1	0	1	1	(AC) ↔ (DP _X)	Exchange the contents of AC and DP _X .		
	TAY	Transfer AC to DP _Y		1	1	0	0	1	1	1	1	2	2	DP _Y ← (AC)	Transfer the contents of AC to DP _Y .		
	TYA	Transfer DP _Y to AC		1	1	0	0	1	1	1	1	2	2	AC ← (DP _Y)	Transfer the contents of DP _Y to AC.	ZF	
XAY	Exchange AC with DP _Y		0	1	0	0	0	0	1	1	1	1	(AC) ↔ (DP _Y)	Exchange the contents of AC and DP _Y .			
Flag manipulation instructions	SFB n4	Set flag bit		0	1	1	1	n ₃	n ₂	n ₁	n ₀	1	1	F _n ← 1	Set the flag specified by n4 to 1.		
	RFB n4	Reset flag bit		0	0	1	1	n ₃	n ₂	n ₁	n ₀	1	1	F _n ← 0	Clear the flag specified by n4 to 0.	ZF	

Continued on next page.

Continued from preceding page.

Instruction group	Mnemonic		Instruction code								Number of bytes	Number of cycles	Operation	Description	Affected status bits	Note
			D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀						
Jump and subroutine instructions	JMP addr	Jump in the current bank	1	1	1	0	P ₁₁	P ₁₀	P ₉	P ₈	2	2	PC12 ← PC12 PC11 to 0 ← P ₁₁ to P ₀	Jump to the location in the same bank specified by the immediate data P12.		8
	JPEA	Jump to the address stored at E and AC in the current page	0	0	1	0	0	1	1	1	1	1	PC12 to PC8 ← PC12 to PC8 PC7 to 4 ← (E) PC3 to 0 ← (AC)	Jump to the location determined by replacing the lower 8 bits of the PC by E, AC.		
	CAL addr	Call subroutine	0	1	0	1	0	P ₁₀	P ₉	P ₈	2	2	PC12, 11 ← 0 PC10 to 0 ← P ₁₀ to P ₀ M4 (SP) ← (CF, ZF, PC12 to 0) SP ← (SP) - 4	Call a subroutine.		
	CZP addr	Call subroutine in the zero page	1	0	1	0	P ₃	P ₂	P ₁	P ₀	1	2	PC12 to 6, PC1 to 0 ← 0 PC5 to 2 ← P ₃ to P ₀ M4 (SP) ← (CF, ZF, PC12 to 0) SP ← SP - 4	Call a subroutine on page 0 in bank 0.		
	BANK	Change bank	0	0	0	1	1	0	1	1	1	1		Change the memory bank and register bank.		
	PUSH reg	Push reg on M2 (SP)	1	1	0	0	1	1	1	1	2	2	M2 (SP) ← (reg) SP ← (SP) - 2	Store the contents of reg in M2 (SP). Subtract 2 from SP after the store.		
	POP reg	Pop reg off M2 (SP)	1	1	0	0	1	1	1	1	2	2	SP ← (SP) + 2 reg ← [M2 (SP)]	Add 2 to SP and then load the contents of M2 (SP) into reg. The relation between i ₁ i ₀ and reg is the same as that for the PUSH reg instruction.		
	RT	Return from subroutine	0	0	0	1	1	1	0	0	1	2	SP ← (SP) + 4 PC ← [M4 (SP)]	Return from a subroutine or interrupt handling routine. ZF and CF are not restored.		
RTI	Return from interrupt routine	0	0	0	1	1	1	0	1	1	2	SP ← (SP) + 4 PC ← [M4 (SP)] CF, ZF ← [M4 (SP)]	Return from a subroutine or interrupt handling routine. ZF and CF are restored.	ZF, CF		
Branch instructions	BAI2 addr	Branch on AC bit	1	1	0	1	0	0	t ₁	t ₀	2	2	PC7 to 0 ← P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if (AC, t ₂) = 1	Branch to the location in the same page specified by P ₀ to P ₇ if the bit in AC specified by the immediate data t ₁ t ₀ is one.		
	MNAI2 addr	Branch on no AC bit	1	0	0	1	0	0	t ₁	t ₀	2	2	PC7 to 0 ← P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if (AC, t ₂) = 0	Branch to the location in the same page specified by P ₀ to P ₇ if the bit in AC specified by the immediate data t ₁ t ₀ is zero.		
	BMI2 addr	Branch on M bit	1	1	0	1	0	1	t ₁	t ₀	2	2	PC7 to 0 ← P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if [M (HL), t ₂] = 1	Branch to the location in the same page specified by P ₀ to P ₇ if the bit in M (HL) specified by the immediate data t ₁ t ₀ is one.		
	BNMI2 addr	Branch on no M bit	1	0	0	1	0	1	t ₁	t ₀	2	2	PC7 to 0 ← P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if [M (HL), t ₂] = 0	Branch to the location in the same page specified by P ₀ to P ₇ if the bit in M (HL) specified by the immediate data t ₁ t ₀ is zero.		

Note: 8. This becomes PC12 + (PC12) immediately following a BANK instruction.

Continued on next page.

Continued from preceding page.

Instruction group	Mnemonic	Instruction code				Number of bytes	Number of cycles	Operation	Description	Affected status bits	Note
		D ₇ D ₆ D ₅ D ₄	D ₃ D ₂ D ₁ D ₀								
Branch instructions	BPT2 addr	Branch on port bit	1 1 0 1 P ₇ P ₆ P ₅ P ₄	1 0 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if [P (DP _L), t ₂] = 1	Branch to the location in the same page specified by P ₀ to P ₇ if the bit in port (DP _L) specified by the immediate data t ₁ t ₀ is one.		9	
	BNPT2 addr	Branch on no port bit	1 0 0 1 P ₇ P ₆ P ₅ P ₄	1 0 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if [P (DP _L), t ₂] = 0	Branch to the location in the same page specified by P ₀ to P ₇ if the bit in port (DP _L) specified by the immediate data t ₁ t ₀ is zero.		9	
	BC addr	Branch on CF	1 1 0 1 P ₇ P ₆ P ₅ P ₄	1 1 0 0 P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if (CF) = 1	Branch to the location in the same page specified by P ₀ to P ₇ if CF is one.			
	BNC addr	Branch on no CF	1 0 0 1 P ₇ P ₆ P ₅ P ₄	1 1 0 0 P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if (CF) = 0	Branch to the location in the same page specified by P ₀ to P ₇ if CF is zero.			
	BZ addr	Branch on ZF	1 1 0 1 P ₇ P ₆ P ₅ P ₄	1 1 0 1 P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if (ZF) = 1	Branch to the location in the same page specified by P ₀ to P ₇ if ZF is one.			
	BNZ addr	Branch on no ZF	1 0 0 1 P ₇ P ₆ P ₅ P ₄	1 1 0 1 P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if (ZF) = 0	Branch to the location in the same page specified by P ₀ to P ₇ if ZF is zero.			
	BFn4 addr	Branch on flag bit	1 1 1 1 P ₇ P ₆ P ₅ P ₄	n ₃ n ₂ n ₁ n ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if (Fn) = 1	Branch to the location in the same page specified by P ₀ to P ₇ if the flag (of the 16 user flags) specified by n ₃ n ₂ n ₁ n ₀ is one.			
	BNFn4 addr	Branch on no flag bit	1 0 1 1 P ₇ P ₆ P ₅ P ₄	n ₃ n ₂ n ₁ n ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if (Fn) = 0	Branch to the location in the same page specified by P ₀ to P ₇ if the flag (of the 16 user flags) specified by n ₃ n ₂ n ₁ n ₀ is zero.			
I/O instructions	IP0	Input port 0 to AC	0 0 1 0	0 0 0 0	1	1	AC ← (P ₀)	Input the contents of port 0 to AC.	ZF		
	IP	Input port to AC	0 0 1 0	0 1 1 0	1	1	AC ← [P (DP _L)]	Input the contents of port P (DP _L) to AC.	ZF		
	IPM	Input port to M	0 0 0 1	1 0 0 1	1	1	M (HL) ← [P (DP _L)]	Input the contents of port P (DP _L) to M (HL).			
	IPDR i4	Input port to AC direct	1 1 0 0 0 1 1 0	1 1 1 1 i ₃ i ₂ i ₁ i ₀	2	2	AC ← [P (i4)]	Input the contents of P (i4) to AC.	ZF		
	IP45	Input port 4, 5 to E, AC respectively	1 1 0 0 1 1 0 1	1 1 1 1 0 1 0 0	2	2	E ← [P (4)] AC ← [P (5)]	Input the contents of ports P (4) and P (5) to E and AC respectively.			
	OP	Output AC to port	0 0 1 0	0 1 0 1	1	1	P (DP _L) ← (AC)	Output the contents of AC to port P (DP _L).			
	OPM	Output M to port	0 0 0 1	1 0 1 0	1	1	P (DP _L) ← [M (HL)]	Output the contents of M (HL) to port P (DP _L).			
	OPDR i4	Output AC to port direct	1 1 0 0 0 1 1 1	1 1 1 1 i ₃ i ₂ i ₁ i ₀	2	2	P (i4) ← (AC)	Output the contents of AC to P (i4).			
	OP45	Output E, AC to port 4, 5 respectively	1 1 0 0 1 1 0 1	1 1 1 1 0 1 0 1	2	2	P (4) ← (E) P (5) ← (AC)	Output the contents of E and AC to ports P (4) and P (5) respectively.			

Note: 9. Internal control registers can also be tested by executing this instruction immediately after a BANK instruction. However, this is limited to registers that can be read out.

Continued on next page.

LC66354B, 66356B, 66358B

Continued from preceding page.

Instruction group	Mnemonic		Instruction code				Number of bytes	Number of cycles	Operation	Description	Affected status bits	Note					
			D ₇	D ₆	D ₅	D ₄							D ₃	D ₂	D ₁	D ₀	
IO instructions	SPB t2	Set port bit	0	0	0	0	1	0	1	0	1	1	$[P(DP_L), t2] \leftarrow 1$	Set to one the bit in port P (DP _L) specified by the immediate data t ₁ t ₀ .			
	RPB t2	Reset port bit	0	0	1	0	1	0	1	0	1	1	$[P(DP_L), t2] \leftarrow 0$	Clear to zero the bit in port P (DP _L) specified by the immediate data t ₁ t ₀ .	ZF		
	ANDPDR i4, p4	And port with immediate data then output	1	1	0	0	1	3	2	1	0	2	2	$P(P_3 \text{ to } P_0) \leftarrow [P(P_3 \text{ to } 0)] \vee i_3 \text{ to } 0$	Take the logical and of P (P ₃ to P ₀) and the immediate data i ₃ i ₂ i ₁ i ₀ and output the result to P (P ₃ to P ₀).	ZF	
	ORPDR i4, p4	Or port with immediate data then output	1	1	0	0	1	3	2	1	0	2	2	$P(P_3 \text{ to } P_0) \leftarrow [P(P_3 \text{ to } 0)] \vee i_3 \text{ to } 0$	Take the logical or of P (P ₃ to P ₀) and the immediate data i ₃ i ₂ i ₁ i ₀ and output the result to P (P ₃ to P ₀).	ZF	
Timer control instructions	WTTM0	Write timer 0	1	1	0	0	1	0	1	0	1	2	TIMER0 ← [M2 (HL), (AC)]	Write the contents of M2 (HL), AC into the timer 0 reload register.			
	WTTM1	Write timer 1	1	1	0	0	1	1	1	1	2	2	TIMER1 ← (E), (AC)	Write the contents of E, AC into the timer 1 reload register A.			
	RTIM0	Read timer 0	1	1	0	0	1	0	1	1	1	2	M2 (HL), AC ← (TIMER0)	Read out the contents of the timer 0 counter into M2 (HL), AC.			
	RTIM1	Read timer 1	1	1	0	0	1	1	1	1	2	2	E, AC ← (TIMER1)	Read out the contents of the timer 1 counter into E, AC.			
	START0	Start timer 0	1	1	0	0	1	1	1	1	2	2	Start timer 0 counter	Start the timer 0 counter.			
	START1	Start timer 1	1	1	0	0	1	1	1	1	2	2	Start timer 1 counter	Start the timer 1 counter.			
	STOP0	Stop timer 0	1	1	0	0	1	1	1	1	2	2	Stop timer 0 counter	Stop the timer 0 counter.			
	STOP1	Stop timer 1	1	1	0	0	1	1	1	1	2	2	Stop timer 1 counter	Stop the timer 1 counter.			
Interrupt control instructions	MSET	Set interrupt master enable flag	1	1	0	0	0	1	0	1	2	2	MSE ← 1	Set the interrupt master enable flag to one.			
	MRESET	Reset interrupt master enable flag	1	1	0	0	1	0	0	1	2	2	MSE ← 0	Clear the interrupt master enable flag to zero.			
	EIH i4	Enable interrupt high	1	1	0	0	0	1	0	1	2	2	EDIH ← (EDIH) ∨ i4	Set the interrupt enable flag to one.			
	EIL i4	Enable interrupt low	1	1	0	0	0	1	0	0	2	2	EDIL ← (EDIL) ∨ i4	Set the interrupt enable flag to one.			
	DIH i4	Disable interrupt high	1	1	0	0	1	0	0	1	2	2	EDIH ← (EDIL) ∧ $\bar{i}4$	Clear the interrupt enable flag to zero.	ZF		
	DIL i4	Disable interrupt low	1	1	0	0	1	0	0	0	2	2	EDIL ← (EDIL) ∧ $\bar{i}4$	Clear the interrupt enable flag to zero.	ZF		
	WTSP	Write SP	1	1	0	0	1	1	1	1	2	2	SP ← (E), (AC)	Transfer the contents of E, AC to SP.			
	RSP	Read SP	1	1	0	0	1	1	1	1	2	2	E, AC ← (SP)	Transfer the contents of SP to E, AC.			
Standby control instructions	HALT	HALT	1	1	0	0	1	1	1	1	2	2	HALT	Enter halt mode.			
	HOLD	HOLD	1	1	0	0	1	1	1	1	2	2	HOLD	Enter HOLD mode.			

Continued on next page.

LC66354B, 66356B, 66358B

Continued from preceding page.

Instruction group	Mnemonic		Instruction code								Number of bytes	Number of cycles	Operation	Description	Affected status bits	Note
			D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀						
Serial I/O control instructions	STARTS	Start serial I/O	1	1	0	0	1	1	1	1	2	2	START SIO	Start SIO operation.		
	WTSIO	Write serial I/O	1	1	0	0	1	1	1	1	2	2	SIO ← (E), (AC)	Write the contents of E, AC to SIO.		
	RSIO	Read serial I/O	1	1	0	0	1	1	1	1	2	2	E, AC ← (SIO)	Read the contents of SIO into E, AC.		
Other instructions	NOP	No operation	0	0	0	0	0	0	0	0	1	1	No operation	Consume one machine cycle without performing any operation.		
	SB i2	Select bank	1	1	0	0	1	1	1	1	2	2	PC12 ← I ₁ I ₀	Specify the memory bank.		

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use;
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.