

**SANYO**

No.3924B

**LC3564Q, QM, QS**

CMOS LSI

**64 Kbit (8192 × 8) CMOS Static RAM**

## Overview

LC3564Q series devices are silicon-gate, CMOS static RAMs configured as 8192 × 8 bits. They incorporate an output enable for high-speed memory access, two chip enables for easy memory expansion, and TTL-compatible, tristate outputs for direct interfacing with a bus.


LC3564Q series ICs feature a data retention mode and a low standby current, making them ideal for low-power or battery-powered equipment.

LC3564Q series ICs operate from a 2.7 to 5.5 V supply and are available in 28-pin DIPs, 28-pin SOPs (450 mil) and 28-pin SDIPs.

## Features

- 8192 × 8 bits
- 70 ns (LC3564Q-70 series), 85 ns (LC3564Q-85 series) and 100 ns (LC3564Q-10 series) maximum address access times (5 V operation)
- 200 ns (LC3564Q-70 series), 250 ns (LC3564Q-85 series) and 500 ns (LC3564Q-10 series) maximum address access times (3 V operation)
- Asynchronous operation
- TTL-compatible input/outputs at  $V_{CC} = 5\text{ V}$  and  $V_{CC} - 0.2/0.2\text{ V}$  levels at  $V_{CC} = 3\text{ V}$
- Output enable and two chip enables
- Common input/outputs and tristate outputs
- Silicon-gate CMOS
- Data retention for  $V_{CC} = 2.0$  to  $5.5\text{ V}$
- $1\text{ }\mu\text{A}$  at  $V_{CC} = 5\text{ V}$  and  $T_a \leq 70\text{ }^\circ\text{C}$ ,  $3\text{ }\mu\text{A}$  at  $V_{CC} = 5\text{ V}$  and  $T_a \leq 85\text{ }^\circ\text{C}$ , and  $0.8\text{ }\mu\text{A}$  at  $V_{CC} = 3\text{ V}$  and  $T_a \leq 70\text{ }^\circ\text{C}$  maximum standby currents
- $-40$  to  $85\text{ }^\circ\text{C}$  operating temperature range at  $V_{CC} = 5\text{ V}$ , and  $0$  to  $70\text{ }^\circ\text{C}$ , at  $V_{CC} = 3\text{ V}$
- 2.7 to 5.5 V supply
- 28-pin DIP, 28-pin SOP and 28-pin SDIP


## Pin Assignment



## Package Dimensions

Unit: mm

3081-DIP28NS (LC3564Q-70/85/10)




Specifications and information herein are subject to change without notice.

**SANYO Electric Co., Ltd. Semiconductor Business Headquarters**  
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN


22393 JN /3112JN No.3924-1/10

# LC3564Q, QM, QS


**3158-SOP28 (LC3564QM-70/85/10)**



**3133-SDIP28 (LC3564QS-70/85/10)**



## BLOCK DIAGRAM



## PIN DESCRIPTION

Number	Name	Description
1	NC	No connection
2 to 10, 21, 23 to 25	A0 to A12	Address inputs
11 to 13, 15 to 19	VO1 to VO8	Data inputs/outputs
14	GND	Ground
20, 26	CE1, CE2	Chip enable inputs
22	OE	Output enable input
27	WE	Write enable input
28	VCC	Supply voltage

**MODE SELECTION**

Mode	CE1	CE2	OE	WE	IO1 to IO8	Supply current
Read cycle	L	H	L	H	Data output	I <sub>CCA</sub>
Write cycle	L	H	x	L	Data input	I <sub>CCA</sub>
Output disable	L	H	H	H	High impedance	I <sub>CCA</sub>
Standby	H	x	x	x	High impedance	I <sub>CCS</sub>
	x	L	x	x	High impedance	I <sub>CCS</sub>

**Note**

x = H or L

**SPECIFICATIONS**

**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit	
Maximum supply voltage	V <sub>CC max</sub>		7	V	
Input voltage range. See note.	V <sub>I</sub>		- 0.3 to V <sub>CC</sub> + 0.3	V	
Input/output voltage range	V <sub>IO</sub>		- 0.3 to V <sub>CC</sub> + 0.3	V	
Power dissipation	P <sub>D</sub>	T <sub>a</sub> = 25°C	LC3564Q	1	W
			LC3564QS	1	
			LC3564QM	0.7	
Operating temperature range	T <sub>ORG</sub>	3 V operation	0 to +70	°C	
		5 V operation	- 40 to +85		
Storage temperature range	T <sub>STG</sub>		- 55 to +125	°C	

**Notes**

- 3.0 V undershoot transient maximum rating for 30 ns/cycle
- Stresses greater than those listed in the table above can cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods can affect reliability.

**Capacitance**

T<sub>a</sub> = 25 °C, f = 1 MHz

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
Input capacitance	C <sub>I</sub>	V <sub>I</sub> = 0 V	-	6	10	pF
Input/output capacitance	C <sub>IO</sub>	V <sub>IO</sub> = 0 V	-	6	10	pF

**Note**

Sampled values only

5 V Operation

Recommended Operating Conditions

$T_a = -40$  to  $85$  °C

Parameter	Symbol	Rating	Unit
Supply voltage	$V_{CC}$	5	V
Supply voltage range	$V_{CC}$	4.6 to 6.5	V

DC Electrical Characteristics

$V_{CC} = 5$  V  $\pm 10\%$ ,  $T_a = -40$  to  $85$  °C unless otherwise noted

Parameter	Symbol	Condition	Rating			Unit	
			min	typ	max		
Operating supply current for $V_{IL} = 0.2$ V and $V_{IH} = V_{CC} - 0.2$ V input signal levels	$I_{CCA1}$	$V_{CE1} \leq 0.2$ V, $V_{CE2} \geq V_{CC} - 0.2$ V, $I_{VO} = 0$ mA, $V_I \leq 0.2$ V or $V_I \geq V_{CC} - 0.2$ V	$T_a \leq 70$ °C	-	0.01	1.0	$\mu$ A
			$T_a \leq 85$ °C	-	-	3	
	$I_{CCM}$	$V_{CE} \leq 0.2$ V, $V_{CE2} \geq V_{CC} - 0.2$ V, $I_{VO} = 0$ mA	Minimum cycle time	-	-	35	mA
			1 $\mu$ s cycle time	-	4	-	
Operating supply current for TTL-level input signals	$I_{CCA2}$	$V_{CE1} = V_I$ , $V_{CE2} = V_{IH}$ , $I_{VO} = 0$ mA, $V_I = V_{IH}$ or $V_{IL}$	-	-	7	mA	
	$I_{CCAS}$	$V_{CE1} = V_{IL}$ , $V_{CE2} = V_{IH}$ , $I_{VO} = 0$ mA	Minimum cycle time	-	-		40
			1 $\mu$ s cycle time	-	7		-
Standby supply current for $V_{IL} = 0.2$ V and $V_{IH} = V_{CC} - 0.2$ V input signal levels	$I_{CCS1}$	$V_{CE1} \leq 0.2$ V or $(V_{CE1} \geq V_{CC} - 0.2$ V, $V_{CE2} \geq V_{CC} - 0.2$ V)	$T_a \leq 70$ °C	-	0.01	1.0	$\mu$ A
			$T_a \leq 85$ °C	-	-	9	
Standby supply current for TTL-level input signals	$I_{CCS2}$	$V_{CE2} = V_{IL}$ or $V_{CE1} = V_{IH}$ , $V_I = 0$ V to $V_{CC}$	-	-	2	mA	
LOW-level input voltage	$V_{IL}$		-0.3	-	0.8	V	
HIGH-level input voltage	$V_{IH}$		2.2	-	$V_{CC} + 0.3$	V	
LOW-level output voltage	$V_{OL}$	$I_{OL} = 2$ mA	-	-	0.4	V	
HIGH-level output voltage	$V_{OH}$	$I_{OH} = -1$ mA	2.4	-	-	V	
Input leakage current	$I_{II}$	$V_I = 0$ V to $V_{CC}$	-1	-	1	$\mu$ A	
Input/output leakage current	$I_{IO}$	$V_{CE1} = V_{IH}$ or $V_{CE2} = V_{IL}$ or $V_{OE} = V_{IH}$ or $V_{OE} = V_{IL}$ , $V_{VO} = 0$ V to $V_{CC}$	-1	-	1	$\mu$ A	

Note

Typical values are measured at  $V_{CC} = 5$  V and  $T_a = 25$  °C.

## LC3564Q, QM, QS

### AC Electrical Characteristics

#### Test conditions

- 0.6 V LOW-level input pulse
- 2.4 V HIGH-level input pulse
- 5 ns input rise and fall times
- 1.5 V input/output timing reference

- 1 TTL gate + 30 pF output load (including jig capacitance) (LC3564Q/QM/QS-70)
- 1 TTL gate + 100 pF output load (including jig capacitance) (LC3564Q/QM/QS-85/10)

#### Read cycle

$V_{CC} = 5\text{ V} \pm 10\%$ ,  $T_a = -40\text{ to }85\text{ }^\circ\text{C}$

Parameter	Symbol	LC3564Q/QM/QS-70		LC3564Q/QM/QS-85		LC3564Q/QM/QS-10		Unit
		min	max	min	max	min	max	
Read cycle time	$t_{RC}$	70	–	85	–	100	–	ns
Address access time	$t_{AA}$	–	70	–	85	–	100	ns
CE1 access time	$t_{CA1}$	–	70	–	85	–	100	ns
CE2 access time	$t_{CA2}$	–	70	–	85	–	100	ns
OE access time	$t_{OA}$	–	35	–	45	–	50	ns
Output hold time	$t_{OH}$	10	–	10	–	10	–	ns
CE1 to output enable time	$t_{COE1}$	10	–	10	–	10	–	ns
CE2 to output enable time	$t_{COE2}$	10	–	10	–	10	–	ns
OE to output enable time	$t_{OOE}$	5	–	5	–	5	–	ns
CE1 to output disable time	$t_{COD1}$	–	30	–	35	–	35	ns
CE2 to output disable time	$t_{COD2}$	–	30	–	35	–	35	ns
OE to output disable time	$t_{OOD}$	–	25	–	25	–	25	ns

#### Write cycle

$V_{CC} = 5\text{ V} \pm 10\%$ ,  $T_a = -40\text{ to }85\text{ }^\circ\text{C}$

Parameter	Symbol	LC3564Q/QM/QS-70		LC3564Q/QM/QS-85		LC3564Q/QM/QS-10		Unit
		min	max	min	max	min	max	
Write cycle time	$t_{WC}$	70	–	85	–	100	–	ns
Address setup time	$t_{AS}$	0	–	0	–	0	–	ns
Write pulsewidth	$t_{WP}$	50	–	55	–	55	–	ns
CE1 setup time	$t_{W1}$	60	–	65	–	65	–	ns
CE2 setup time	$t_{W2}$	60	–	65	–	65	–	ns
Write recovery time	$t_{WR}$	0	–	0	–	0	–	ns
CE1 write recovery time	$t_{WR1}$	0	–	0	–	0	–	ns
CE2 write recovery time	$t_{WR2}$	0	–	0	–	0	–	ns
Data setup time	$t_{DS}$	40	–	50	–	50	–	ns
Data hold time	$t_{DH}$	0	–	0	–	0	–	ns
CE1 data hold time	$t_{DH1}$	0	–	0	–	0	–	ns
CE2 data hold time	$t_{DH2}$	0	–	0	–	0	–	ns
WE to output enable time	$t_{WOE}$	5	–	5	–	5	–	ns
WE to output disable time	$t_{WOD}$	–	30	–	35	–	35	ns

3 V Operation

Recommended Operating Conditions

$T_a = 0$  to  $70$  °C

Parameter	Symbol	Rating	Unit
Supply voltage	$V_{CC}$	3	V
Supply voltage range	$V_{CC}$	2.7 to 3.3	V

DC Electrical Characteristics

$V_{CC} = 3$  V  $\pm 10\%$ ,  $T_a = 0$  to  $70$  °C unless otherwise noted

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
Operating supply current for $V_{IL} = 0.2$ V and $V_{IH} = V_{CC} - 0.2$ V input level signals	$I_{CCA1}$	$V_{CE1} \leq V_{IL}$ , $V_{CE2} \geq V_{IH}$ , $I_{VO} = 0$ mA, $V_i \leq V_{IL}$ , $V_i \geq V_{IH}$	-	0.01	0.8	$\mu$ A
	$I_{CCA4}$	$V_{CE1} = V_{IL}$ , $V_{CE2} = V_{IH}$ , $I_{VO} = 0$ mA	Minimum cycle time	-	20	mA
			1 $\mu$ s cycle time	9	-	
Standby supply current for $V_{IL} = 0.2$ V and $V_{IH} = V_{CC} - 0.2$ V input level signals	$I_{CCS1}$	$V_{CE2} \leq V_{IL}$ ( $V_{CE1} \geq V_{IH}$ , $V_{CE2} \geq V_{IH}$ )	-	0.01	0.8	$\mu$ A
LOW-level input voltage	$V_{IL}$		0	-	0.2	V
HIGH-level input voltage	$V_{IH}$		$V_{CC} - 0.2$	-	$V_{CC}$	V
LOW-level output voltage	$V_{OL}$	$I_{OL} = 1$ mA	-	-	0.2	V
HIGH-level output voltage	$V_{OH}$	$I_{OH} = -0.5$ mA	$V_{CC} - 0.2$	-	-	V
Input leakage current	$I_{L1}$	$V_i = 0$ V to $V_{CC}$	-1	-	1	$\mu$ A
Input/output leakage current	$I_{L0}$	$V_{CE1} = V_{IH}$ or $V_{CE2} = V_{IL}$ or $V_{CE1} = V_{IH}$ or $V_{CE2} = V_{IL}$ $V_{VO} = 0$ V to $V_{CC}$	-1	-	1	$\mu$ A

Note

Typical values are measured at  $V_{CC} = 3$  V and  $T_a = 25$  °C.

AC Electrical Characteristics

Test conditions

- 0.2 V LOW-level input pulse
- $V_{CC} - 0.2$  V HIGH-level input pulse
- 10 ns input rise and fall times
- 1.5 V input/output timing reference
- 30 pF output load (including jig capacitance) (LC3564Q/QM/QS-70)
- 100 pF output load (including jig capacitance) (LC3564Q/QM/QS-85/10)

Read cycle

$V_{CC} = 3$  V  $\pm 10\%$ ,  $T_a = 0$  to  $70$  °C

Parameter	Symbol	LC3564Q/QM/QS-70		LC3564Q/QM/QS-85		LC3564Q/QM/QS-10		Unit
		min	max	min	max	min	max	
Read cycle time	$t_{RC}$	200	-	250	-	500	-	ns
Address access time	$t_{AA}$	-	200	-	250	-	500	ns
CE1 access time	$t_{CA1}$	-	200	-	250	-	500	ns
CE2 access time	$t_{CA2}$	-	200	-	250	-	500	ns
OE access time	$t_{OA}$	-	100	-	130	-	250	ns
Output hold time	$t_{OH}$	20	-	20	-	20	-	ns
CE1 to output enable time	$t_{COE1}$	20	-	20	-	20	-	ns
CE2 to output enable time	$t_{COE2}$	20	-	20	-	20	-	ns
OE to output enable time	$t_{OOE}$	10	-	10	-	10	-	ns
CE1 to output disable time	$t_{COD1}$	-	60	-	80	-	120	ns
CE2 to output disable time	$t_{COD2}$	-	60	-	80	-	120	ns
OE to output disable time	$t_{OOD}$	-	50	-	70	-	100	ns


Write cycle

$V_{CC} = 3$  V  $\pm 10\%$ ,  $T_a = 0$  to  $70$  °C

Parameter	Symbol	LC3564Q/QM/QS-70		LC3564Q/QM/QS-85		LC3564Q/QM/QS-10		Unit
		min	max	min	max	min	max	
Write cycle time	$t_{WC}$	200	-	250	-	500	-	ns
Address setup time	$t_{AS}$	0	-	0	-	0	-	ns
Write pulsewidth	$t_{WP}$	140	-	160	-	200	-	ns
CE1 setup time	$t_{CW1}$	150	-	180	-	250	-	ns
CE2 setup time	$t_{CW2}$	150	-	180	-	250	-	ns
Write recovery time	$t_{WR}$	10	-	20	-	50	-	ns
CE1 write recovery time	$t_{WR1}$	10	-	20	-	50	-	ns
CE2 write recovery time	$t_{WR2}$	10	-	20	-	50	-	ns
Data setup time	$t_{DS}$	130	-	150	-	180	-	ns
Data hold time	$t_{DH}$	0	-	0	-	0	-	ns
CE1 data hold time	$t_{DH1}$	0	-	0	-	0	-	ns
CE2 data hold time	$t_{DH2}$	0	-	0	-	0	-	ns
WE to output enable time	$t_{WOE}$	10	-	10	-	10	-	ns
WE to output disable time	$t_{WOD}$	-	60	-	80	-	120	ns


Timing Diagrams

Read cycle waveform Note 1




Write cycle waveforms

Write cycle 1 ( $\overline{WE}$ ) Note 6






Write cycle 2 (CE1) Note 6



Write cycle 3 (CE2) Note 6



Notes

1. Hold **WE** HIGH during the read cycle.
2. Do not apply signals to DOUT1 to DOUT8 of opposite phase to the internal lines during write cycle 1.
3.  $t_{WP}$  is measured from when **CE1** and **WE** go LOW and **CE2** goes HIGH until one of these pins changes state.
4.  $t_{CW1}$  and  $t_{CW2}$  are measured from when both **CE1** and **WE** go LOW and **CE2** goes HIGH until one of these pins changes state.
5. DOUT1 to DOUT8 are high impedance when either **CE1** or **OE** is HIGH, or **CE2** or **WE** is LOW.
6. **OE** can be either  $V_{DI}$  or  $V_{IL}$  during the write cycles.
7. Data is output on DOUT1 to DOUT8 during write cycle 1.

Data Retention Characteristics

$T_a = -40$  to  $85$  °C


Parameter	Symbol	Condition	Rating			Unit	
			min	typ	max		
Data retention mode supply voltage	$V_{DR1}$	$V_{CE1} \geq V_{CC} - 0.2$ V, $V_{CE2} \geq V_{CC} - 0.2$ V or $V_{CE2} \leq 0.2$ V	2.0	-	5.5	V	
	$V_{DR2}$	$V_{CE2} \leq 0.2$ V	2.0	-	5.5		
Data retention mode supply current	$I_{CCDR1}$	$V_{CC} = 3$ V, $V_{CE1} \geq V_{CC} - 0.2$ V, $V_{CE2} \geq V_{CC} - 0.2$ V or $V_{CE2} \leq 0.2$ V	$T_a \leq 70$ °C	-	-	0.8	$\mu$ A
			$T_a \leq 85$ °C	-	-	2.5	
	$I_{CCDR2}$	$V_{CC} = 3$ V, $V_{CE2} \leq 0.2$ V	$T_a \leq 70$ °C	-	-	0.8	
			$T_a \leq 85$ °C	-	-	2.5	
CE1 and CE2 setup time	$t_{CDR}$		0	-	-	ns	
CE1 and CE2 hold time	$t_R$		$t_{RC}$	-	-	ns	

Note

- $t_{RC}$  = read cycle time

Data retention waveforms


Chip enable 1 control



Note

When  $V_{CC} = 5$  V,  $V_{CC1} = 4.5$  V. When  $V_{CC} = 3$  V,  $V_{CC1} = 2.7$  V.

Chip enable 2 control



Note

When  $V_{CC} = 5$  V,  $V_{CC1} = 4.5$  V. When  $V_{CC} = 3$  V,  $V_{CC1} = 2.7$  V.

Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.