

**SANYO**No.  $\times$  5084**LC322270J, M-80****2 MEG (131072 words  $\times$  16 bits) DRAM  
Fast Page Mode, Byte Write****Preliminary****Overview**

The LC322270J, M is a CMOS dynamic RAM operating on a single 5 V power source and having a 131072 words  $\times$  16 bits configuration. Equipped with large capacity capabilities, high speed transfer rates and low power dissipation, this series is suited for a wide variety of applications ranging from computer main memory and expansion memory to commercial equipment.



Address input utilizes a multiplexed address bus which permits it to be enclosed in a compact plastic package of 40-pin SOJ and 40-pin SOP. Refresh rates are within 8 ms with 512 row address (A0 to A7, A8R) selection and support Row Address Strobe (RAS)-only refresh, Column Address Strobe (CAS)-before-RAS refresh and hidden refresh settings. There are functions such as fast page mode, read-modify-write and byte write. The pin assignment follows the JEDEC 4M DRAM (262144 words  $\times$  16 bits, 1CAS/2WE type) standard pinouts.

**Features**

- 131072 words  $\times$  16 bits configuration.
- Single 5 V  $\pm$  10% power supply.
- All input and output (I/O) TTL compatible.
- Supports fast page mode, read-modify-write and byte write.
- Supports output buffer control using early write and Output Enable (OE) control.
- 8 ms refresh using 512 refresh cycles.
- Supports RAS-only refresh, CAS-before-RAS refresh and hidden refresh.
- Follows the JEDEC 4M DRAM (262144 words  $\times$  16 bits, 1CAS/2WE type) standard pinouts.
- Package:  
40-pin SOJ plastic package (400 mil): LC322270J  
40-pin SOP plastic package (525 mil): LC322270M
- RAS access time/cycle time/power dissipation.
- RAS access time/column address access time/CAS access time/cycle time/power dissipation.

**Package Dimensions**

unit: mm


**3200-SOJ40****3195-SOP40**

Parameter		LC322270J, M-80
RAS access time		80 ns
Column address access time		45 ns
CAS access time		30 ns
Cycle time		150 ns
Power dissipation (max.)	During operation	633 mW
	During standby	5.5 mW (CMOS level)/11 mW (TTL level)

**SANYO Electric Co., Ltd. Semiconductor Business Headquarters**

TOKYO OFFICE Tokyo Bldg., 1-10, 1-Chome, Chuo-ku, TOKYO, 110 JAPAN


Pin Assignment



Top view

A03123

Block Diagram



A03901

## Specifications

### Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit	Note
Maximum supply voltage	$V_{CC}$ max	-1.0 to +7.0	V	1
Input voltage	$V_{IN}$	-1.0 to +7.0	V	1
Output voltage	$V_{OUT}$	-1.0 to +7.0	V	1
Operating temperature range	$T_{opr}$	0 to +70	°C	1
Storage temperature range	$T_{stg}$	-55 to +150	°C	1
Allowable power dissipation	$P_d$ max	700	mW	1
Output short-circuit current	$I_{OUT}$	50	mA	1

Note: 1. Stresses greater than the above listed maximum values may result in damage to the device.

### DC Recommended Operating Ranges at $T_a = 0$ to +70°C

Parameter	Symbol	min	typ	max	Unit	Note
Power supply voltage	$V_{CC}$	4.5	5.0	5.5	V	2
Input high level voltage	$V_{IH}$	2.4		6.5	V	2
Input low level voltage (A0 to A7, A8R, RAS, CAS, $\overline{UW}$ , $\overline{LW}$ , $\overline{OE}$ )	$V_{IL}$	-1.0*1		+0.8	V	2
Input low level voltage (I/O1 to I/O16)	$V_{IL}$	-0.5*1		+0.8	V	2

Note: 2. All voltages are referenced to  $V_{SS}$ .  
\*1: -2.0 V when pulse width is less than 20 ns.

### DC Electrical Characteristics at $T_a = 0$ to +70°C, $V_{CC} = 5\text{ V} \pm 10\%$

Parameter	Symbol	Conditions	min	max	Unit	Note
Operating current (Average current during operation)	$I_{CC1}$	RAS, CAS, address cycling; $t_{RC} = t_{RC}$ min		115	mA	3, 4, 5
Standby current	$I_{CC2}$	$\overline{RAS} = \overline{CAS} = V_{IH}$		2	mA	
RAS-only refresh current	$I_{CC3}$	RAS cycling, $\overline{CAS} = V_{IH}$ ; $t_{RC} = t_{RC}$ min		115	mA	3, 5
Fast page mode current	$I_{CC4}$	$\overline{RAS} = V_{IL}$ , CAS, address cycling; $t_{PC} = t_{PC}$ min		90	mA	3, 4, 5
Standby current	$I_{CC5}$	$\overline{RAS} = \overline{CAS} = V_{CC} - 0.2\text{ V}$		1	mA	
CAS-before-RAS refresh current	$I_{CC6}$	$\overline{RAS}$ , CAS cycling; $t_{RC} = t_{RC}$ min		115	mA	3
Input leakage current	$I_{IL}$	$0\text{ V} < V_{IN} < 6.5\text{ V}$ , pins other than test pin = 0 V	-10	+10	$\mu\text{A}$	
Output leakage current	$I_{OL}$	$D_{OUT}$ disable, $0\text{ V} < V_{OUT} < 6.5\text{ V}$	-10	+10	$\mu\text{A}$	
Output high level voltage	$V_{OH}$	$I_{OUT} = -2.5\text{ mA}$	2.4		V	
Output low level voltage	$V_{OL}$	$I_{OUT} = 2.1\text{ mA}$		0.4	V	

Note: 3. All current values are measured at minimum cycle rate. Since current flows immoderately, if cycle time is longer than shown here, current value becomes smaller.

4.  $I_{CC1}$  and  $I_{CC4}$  are dependent on output loads. Maximum values for  $I_{CC1}$  and  $I_{CC4}$  represent values with output open.  
5. Address change is less than or equal to one time during  $\overline{RAS} = V_{IL}$ . Concerning  $I_{CC4}$ , it is less than or equal to one time during 1 cycle ( $t_{PC}$ ).

### AC Electrical Characteristics at $T_a = 0$ to +70°C, $V_{CC} = 5\text{ V} \pm 10\%$ (Notes 6, 7 and 8)

Parameter	Symbol	min	max	Unit	Note
Random read, write cycle time	$t_{RC}$	150		ns	
Read-write/read-modify-write cycle time	$t_{RWC}$	200		ns	
Fast page mode cycle time	$t_{PC}$	55		ns	
Fast page mode read-write/read-modify-write cycle time	$t_{PRWC}$	100		ns	
RAS access time	$t_{RAC}$		80	ns	9, 14, 15
CAS access time	$t_{CAC}$		30	ns	9, 14
Column address access time	$t_{AA}$		45	ns	9, 15
CAS precharge access time	$t_{CPA}$		50	ns	9
Output low-impedance time from CAS low	$t_{CLZ}$	0		ns	9
Output buffer turn-off delay time	$t_{OFF}$	0	20	ns	10
Rise, fall time	$t_T$	3	50	ns	
RAS precharge time	$t_{RP}$	60		ns	
RAS pulse width	$t_{RAS}$	80	10000	ns	
RAS pulse width for fast page mode cycle only	$t_{RASP}$	80	100000	ns	

Continued on next page.

LC322270J, M-80

Continued from preceding page.

Parameter	Symbol	min	max	Unit	Note
RAS hold time	t <sub>RSH</sub>	30		ns	
CAS hold time	t <sub>CSH</sub>	80		ns	
CAS pulse width	t <sub>CAS</sub>	30	10000	ns	
RAS to CAS delay time	t <sub>RCD</sub>	25	50	ns	14
RAS to column address delay time	t <sub>RAD</sub>	17	35	ns	15
CAS to RAS precharge time	t <sub>CRP</sub>	10		ns	
CAS precharge time	t <sub>CP</sub>	10		ns	
Row address setup time	t <sub>ASR</sub>	0		ns	
Row address hold time	t <sub>RAH</sub>	12		ns	
Column address setup time	t <sub>ASC</sub>	0		ns	
Column address hold time	t <sub>CAH</sub>	20		ns	
Column address hold time referenced to RAS	t <sub>AR</sub>	60		ns	
Column address to RAS lead time	t <sub>RAL</sub>	45		ns	
Read command setup time	t <sub>RCS</sub>	0		ns	
Read command hold time referenced to CAS	t <sub>RCH</sub>	0		ns	11
Read command hold time referenced to RAS	t <sub>RRH</sub>	0		ns	11
Write command hold time	t <sub>WCH</sub>	15		ns	
Write command hold time referenced to RAS	t <sub>WCR</sub>	60		ns	
Write command pulse width	t <sub>WP</sub>	15		ns	
Write command to RAS lead time	t <sub>RWL</sub>	25		ns	
Write command to CAS lead time	t <sub>CWL</sub>	20		ns	
Data input setup time	t <sub>DS</sub>	0		ns	12
Data input hold time	t <sub>DH</sub>	20		ns	12
Data input hold time referenced to RAS	t <sub>DHR</sub>	60		ns	
Refresh time	t <sub>REF</sub>		8	ms	
Write command setup time	t <sub>WCS</sub>	0		ns	13
CAS to UW, LW delay time	t <sub>CWO</sub>	50		ns	13
RAS to UW, LW delay time	t <sub>RWO</sub>	100		ns	13
Column address to UW, LW delay time	t <sub>AWO</sub>	65		ns	13
CAS precharge UW, LW delay time for last page mode cycle only	t <sub>CPWD</sub>	70		ns	13
CAS setup time for CAS-before-RAS	t <sub>CSR</sub>	10		ns	
CAS hold time for CAS-before-RAS	t <sub>CHR</sub>	15		ns	
RAS precharge CAS active time	t <sub>RPC</sub>	10		ns	
CAS precharge time for CAS-before-RAS counter test	t <sub>CPT</sub>	40		ns	
RAS hold time referenced to OE	t <sub>ROH</sub>	15		ns	
OE access time	t <sub>OEA</sub>		25	ns	9
OE delay time	t <sub>OED</sub>	15		ns	
OE output buffer turn-off delay time	t <sub>OEZ</sub>	0	15	ns	10
OE command hold time	t <sub>OEH</sub>	20		ns	
Data input to CAS delay time	t <sub>DZC</sub>	0		ns	16
Data input to OE delay time	t <sub>DZO</sub>	0		ns	16
Masked write setup time	t <sub>MCS</sub>	0		ns	
Masked write hold time referenced to RAS	t <sub>MRH</sub>	0		ns	
Masked write hold time referenced to CAS	t <sub>MCH</sub>	0		ns	

Input/Output Capacitance at  $T_a = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$


Parameter	Symbol	min	max	Unit	Note
Input capacitance (A0 to A7, ABR, $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{OW}}$ , $\overline{\text{LW}}$ , $\overline{\text{OE}}$ )	$C_{IN}$		7	pF	
Input/Output capacitance (I/O1 to I/O16)	$C_{IO}$		7	pF	

- Note:
- An initial pause of 200  $\mu\text{s}$  is required after power-up followed by eight  $\overline{\text{RAS}}$ -only refresh cycles before proper device operation is achieved. In case of using refresh counter, a minimum of eight  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles instead of eight  $\overline{\text{RAS}}$ -only refresh cycles are required.
  - Measured at  $t_T = 5\text{ ns}$ .
  - When measuring input signal timing,  $V_{IH}$  (min) and  $V_{IL}$  (max) are used for reference points. In addition, rise and fall time are defined between  $V_{IH}$  and  $V_{IL}$ .
  - Measured using an equivalent of 50 pF and one standard TTL loads.
  - $t_{OFF}$  (max) and  $t_{OEZ}$  (max) are defined as the time until output voltage can no longer be measured when output switches to a high impedance condition.
  - Operation is guaranteed if either  $t_{RRH}$  or  $t_{RCH}$  is satisfied.
  - These parameters are measured from the falling edge of  $\overline{\text{CAS}}$  for an early-write cycle, and from the falling edge of  $\overline{\text{OW}}$  and  $\overline{\text{LW}}$  for a read-write/read-modify-write cycle.
  - $t_{WCS}$ ,  $t_{CWD}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CPWD}$  are not restrictive operating parameters for memory in that they specify the operating mode. If  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycle switches to an early-write cycle and output pins switch to high impedance throughout the cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$ ,  $t_{RWD} \geq t_{RWD}(\text{min})$ ,  $t_{AWD} \geq t_{AWD}(\text{min})$  and  $t_{CPWD} \geq t_{CPWD}(\text{min})$  for fast page mode cycle only, the cycle switches to a read-write/read-modify-write cycle and data output equal information in the selected cells. If neither of the above timings are satisfied, output pins are in an undefined state.
  - $t_{RCD}(\text{max})$  is not a restrictive operating parameter but instead represents the point at which the access time  $t_{RAC}(\text{max})$  is guaranteed. If  $t_{RCD} \geq t_{RCD}(\text{max})$ , access time is determined according to  $t_{CAC}$ .
  - $t_{RAD}(\text{max})$  is not a restrictive operating parameter but instead represents the point at which the access time  $t_{RAC}(\text{max})$  is guaranteed. If  $t_{RAD} \geq t_{RAD}(\text{max})$ , access time is determined according to  $t_{AA}$ .
  - Operation is guaranteed if either  $t_{QZC}$  or  $t_{QZO}$  is satisfied.


DISCONTINUED PRODUCT

Timing Chart

Read Cycle




Early Write Cycle



▨ \* H\* or \* L\*


▨  $\overline{0E}$ : \* H\* or \* L\*

Upper Byte Early Write Cycle







Lower Byte Early Write Cycle




Write Cycle ( $\overline{OE}$  Control)




Upper Byte Write Cycle (OE Control)



Lower Byte Write Cycle (OE Control)




Read-Modify Write Cycle




INVALID DATA    \* H\* or \* L\*


Read-Modify Upper Byte Write Cycle



Read-Modify Lower Byte Write Cycle




Fast Page Mode Read Cycle






Fast Page Mode Early Write Cycle




Fast Page Mode Upper Byte Early Write Cycle









Fast Page Mode Read-Modify Upper Byte Write Cycle




Fast Page Mode Read-Modify Lower Byte Write Cycle




Hidden Refresh Cycle



**RAS-Only Refresh Cycle**




**CAS-Before-RAS Refresh Cycle**






CAS-Before-RAS Refresh Counter Test Cycle (Read)



CAS-Before-RAS Refresh Counter Test Cycle (Write)



CAS-Before-RAS Refresh Counter Test Cycle (Read-Modify-Write)

