

**APPLICATION NOTE**  
**- TDA8752B PLL CALCULATOR -**  
**METHOD & SOFTWARE**

**AN/99057**

## **APPLICATION NOTE**

### **- TDA8752B PLL CALCULATOR - METHOD & SOFTWARE**

**AN/99057**

**Authors:**

**Stéphane JOUIN  
Majdi El TAJOURY**

**Systems & Applications Laboratories - Caen  
FRANCE**

**Keywords:**

TDA8752B  
PLL  
Software

**Date:** October 1999

## CONTENTS

<b>1. METHOD TO FIND THE PLL PARAMETERS:.....</b>	<b>5</b>
1.1 DIVIDER RATIO: .....	5
1.2 VCO GAIN: .....	6
1.3 LOOP FILTER RESISTANCE & CHARGE-PUMP CURRENT: .....	6
<b>2. PLL CALCULATOR SOFTWARE:.....</b>	<b>8</b>
2.1 INSTALLATION:.....	8
2.2 DESCRIPTION:.....	9
2.3 GENERAL USE:.....	9
2.4 SPEED BUTTON: .....	10

### **SUMMARY**

The **TDA8752B** is a triple high-speed 8-bit Analog-to Digital converter with controllable amplifiers and clamps. The **TDA8752B** includes a Phase Locked Loop, controlled via the serial I<sup>2</sup>c bus, that can be locked on the horizontal line frequency and generates the ADC clock.

This Application Note describes the method to calculate the **TDA8752B** PLL parameters and describe the using of the **PLL calculator** program, given with this Application Note, allowing the user to find rapidly the PLL parameters.

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.

## **1. METHOD TO FIND THE PLL PARAMETERS:**

To compute the PLL parameters, you need only two data: the pixel frequency and the clock frequency (corresponding to the horizontal line frequency). Then you must follow the steps in the order: *divider ratio*, *VCO gain* and *loop filter resistance & charge-pump current*.

### ***1.1 DIVIDER RATIO:***

To compute the divider ratio, you need the pixel frequency and the horizontal clock frequency. The divider ratio is given by:

$$DR = \frac{FPix}{HSync},$$

where:

FPix: reference pixel frequency,  
 Hsync: reference clock frequency.

The divider ratio is programmed on an 11-bit word in VCO, PHASEA and DIVIDER registers. You can see the representative registers in **Table 1**.

REGISTER	BIT DEFINITION							
	MSB							LSB
VCO						Di11	Di10	Di9
PHASEA		Di0						
DIVIDER	Di8	Di7	Di6	Di5	Di4	Di3	Di2	Di1

**- Table 1. DR divider ratio programmed in VCO, PHASE A and DIVIDER registers -**

**To program the divider ratio, you must first program the VCO register, the PHASEA register and finally the DIVIDER register.**

## 1.2 VCO GAIN:

To choose the VCO gain, you need the pixel clock frequency value and refer to the VCO gain control table in the datasheet. The VCO is programmed in the VCO register that you can see in **Table 2**.

REGISTER	BIT DEFINITION						
	MSB			Vco1	Vco0		LSB
VCO							

**- Table 2. Vco gain programmed in VCO register -**

## 1.3 LOOP FILTER RESISTANCE & CHARGE-PUMP CURRENT:

The internal resistance for the VCO filter and the charge-pump current are computed together. From the equations of the natural PLL frequency ( $F_n$ ) and the damping factor ( $\alpha$ ) given in the datasheet, you can find the relation of the frequency where the gain loop is unitary, according to the internal resistance and the charge-pump current:

$$F_o = \frac{R \cdot K_o \cdot I_p}{2 \cdot \pi \cdot DR} \cdot \frac{C_z}{C_p + C_z},$$

where:

- R : internal resistance for the filter,
- Ko : VCO gain (chosen before),
- Ip : charge-pump current,
- DR : divider ration (computed before),
- Cz, Cp : capacitor of the PLL filter.

To simplify the  $F_o$  relation, you can make an approximation given by:

$$C_z \gg C_p,$$

hence:

$$\frac{C_z}{C_p + C_z} \approx 1,$$

and:

$$F_o \approx \frac{R \cdot K_o \cdot I_p}{2 \cdot \pi \cdot DR}.$$

On the other way (given in the datasheet):

$$F_o \leq 0.15 \cdot H_{Sync} ,$$

hence:

$$R \cdot I_p \leq \frac{2 \cdot \pi \cdot DR \cdot 0.15 \cdot H_{Sync}}{K_o} = LIM .$$

In order to get an optimum setting of the PLL parameters, you must be inferior and as close as possible to LIM. With the charge-pump current and the internal resistance for the VCO filter tables given in the datasheet, you can find the best R.Ip couple inferior and close to LIM.

In the case where there are several couples that are inferior and close to LIM, you must choose the couple that have the damping factor closest to 1. The damping factor, is given by:

$$\xi = \frac{1}{2} \cdot \frac{f_n}{f_z} ,$$

where:

$f_n$  :natural PLL frequency,  
 $f_z$  :loop filter zero frequency,

or:

$$\xi = \pi \cdot R \cdot \sqrt{\frac{K_o \cdot I_p \cdot C_z}{DR}} ,$$

with:

$$f_n = \frac{1}{2 \cdot \pi} \cdot \sqrt{\frac{K_o \cdot I_p}{(C_z + C_p) \cdot N}} ,$$

and:

$$f_z = \frac{1}{2 \cdot p \cdot R \cdot C_z} .$$

The charge-pump current and the internal resistance is programmed in the CONTROL and VCO registers that you can see on **Table 3**.


REGISTER	BIT DEFINITION							LSB
	MSB							
CONTROL						Lp2	Lp1	Lp0
VCO	Z2	Z1	Z0					

**- Table 3. Charge pump current & internal resistance  
programmed in CONTROL and VCO registers -**

## **2. PLL CALCULATOR SOFTWARE:**

### ***2.1 INSTALLATION:***


To install the PLL Calculator software, you need a PC with Windows™ 3.11 or 95. To use this software, you must double click on the **Pllcalc.exe** file and you must have the window represented on **Figure 1** on your computer screen.




***- Figure 1. Typical window -***



## 2.2 DESCRIPTION:


Only two edit windows (  ) are used to compute all PLL registers. These edit windows allow to enter the Hsync value, corresponding to the horizontal line frequency, and the Fpix value corresponding to the pixel clock frequency.

In grey edit windows(  ), you can see the Vco gain, the Ip current and the Z impedance (R) values in binary word, the PLL divider(DR) computed from Hsync and Fpix values and the values of Cz and Cp capacitors used.

**This software, indicating the Cz and Cp capacitor values, is valid for the TDA8752B device only.**

## 2.3 GENERAL USE:

The **A**bout ... menu gives some information about the program and the program support. A view of this window is given on **Figure 2**.



**- Figure 2. About window -**

The **Q**uit menu allows to quit the program.

## ***2.4 SPEED BUTTON:***

In the window, two speed buttons are available to access rapidly to some functions:



accesses to the about window.



allows to quit the program.